{"payload":{"header_redesign_enabled":false,"results":[{"id":"101237473","archived":false,"color":"#b2b7f8","followers":11,"has_funding_file":false,"hl_name":"michaelriri/16-bit-risc-processor","hl_trunc_description":"A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":101237473,"name":"16-bit-risc-processor","owner_id":11701870,"owner_login":"michaelriri","updated_at":"2024-04-04T21:15:41.178Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":88,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amichaelriri%252F16-bit-risc-processor%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/michaelriri/16-bit-risc-processor/star":{"post":"p-iDyMcH68C5WkaXuiC9OBlajG4cn3IClsgPp7xpF9wQ5DnoJYINt1a59ecWmeZP943FjKFH_z_wOZsMyCSAVw"},"/michaelriri/16-bit-risc-processor/unstar":{"post":"Qi4tMW8Xz2bZibw3dPinsvu5tfyyxrNYjrSAc2tmRL3DV6qT0JgwQjuvW09xW7Zf4PhApIj3mN6EeFBRnRQi5w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"5eEkxqUJm33VTxjskVgNZzMZsIeu7S4WOsSe6k9QWulbJv7L_9c0NOV_wYD-ySnsppoQ9nqV28FvVCbyZtMCJw"}}},"title":"Repository search results"}