HCMC UNIVERSITY OF TECHNOLOGY FACULTY OF COMPUTER SCIENCE & ENGINEERING

Lab 7 Paging Course: Operating Systems

$May\ 8,\ 2021$

Goal: The objective of this lab is simulating the process of paging in memory.

1 Background

Segmentation (a generalization of dynamic relocation) helped us do this, but has some problems; in particular, managing free space becomes quite a pain as memory becomes fragmented and segmentation is not as flexible as we might like. Is there a better solution?

Thus comes along the idea of paging, Instead of splitting up our address space into three logical segments (each of variable size), we split up our address space into fixed-sized units we call a **page**.




Figure 1.1: A Simple 64-byte Address Space

Figure 1.1 is an example of a tiny address space, only 64 bytes total in size, with 16 byte pages (real address spaces are much bigger, of course, commonly 32 bits and thus 4-GB of address space, or even 64 bits).




Figure 1.2: 64-Byte Address Space Placed In Physical Memory

Thus, we have an address space that is split into four pages (0 through 3). With paging, physical memory is also split into some number of pages as well; we sometimes will call

each page of physical memory a page frame like Figure 1.2. Paging, as we will see, has a number of advantages over our previous approaches:

- flexibility (why?)
- simplicity (why?)

To record where each virtual page of the address space is placed in physical memory, the operating system keeps a per-process data structure known as a page table. The major role of the page table is to store address translations for each of the virtual pages of the address space, thus letting us know where in physical memory they live.

We know enough to perform an address-translation example. Let's imagine the process with that tiny address space (64 bytes) is performing a memory access.

To translate this virtual address that the process generated, we have to first split it into two components: the virtual page number (VPN), and the offset within the page. For this example, because the virtual address space of the process is 64 bytes, we need 6 bits total for our virtual address (26 = 64). Thus, our virtual address:




Figure 1.3: The Address Translation Process

Paging: Faster Translations (TLBs) How to speed up address translation

- How can we speed up address translation, and generally avoid the extra memory reference that paging seems to require?
- What hardware support is required?
- What OS involvement is needed?

To speed address translation, we are going to add what is called (for historical reasons [CP78]) a **translation-lookaside buffer**, or TLB. A TLB is part of the chip's memory-management unit (MMU), and is simply a hardware cache of popular virtual-to-physical address translations; thus, a better name would be an address-translation cache.

TLB Basic Algorithm

```
VPN = (VirtualAddress & VPN MASK) >> SHIFT
 1
 2
   (Success, TlbEntry) = TLB Lookup(VPN)
 3
   if (Success == True) // TLB Hit
            if (CanAccess(TlbEntry.ProtectBits) == True)
 4
 5
                     Offset = VirtualAddress & OFFSET MASK
 6
                    PhysAddr = (TlbEntry.PFN << SHIFT) | Offset
 7
                    AccessMemory (PhysAddr)
 8
            else
 9
                    RaiseException (PROTECTION_FAULT)
10
   else // TLB Miss
            PTEAddr = PTBR + (VPN * sizeof(PTE))
11
12
            PTE = AccessMemory(PTEAddr)
13
            if (PTE. Valid == False)
14
                     RaiseException (SEGMENTATION FAULT)
15
            else if (CanAccess(PTE. ProtectBits) == False)
                     RaiseException (PROTECTION_FAULT)
16
17
            else
18
                     TLB Insert(VPN, PTE.PFN, PTE.ProtectBits)
19
                    RetryInstruction()
```

2 Practice




Figure 2.1: A representation of the address-translation process

Student need to complete the given source code with "TO DO" part. This program aims to simulate the process of translating virtual memory into physical memory with TLB algorithm. The layout of this program below:

```
#include <stdio.h>
 1
 2
   #include <stdint.h>
 3
   #define TLB SIZE 4
 4
5
   #define PAGE TABLE SIZE 10
 6
   #define OFF LEN 12
 7
8
   typedef uint32 t address t;
   typedef uint32_t index_t;
9
10
   typedef uint32_t offset_t;
11
   struct tlb_slot_t {
12
            index_t virtual; // Index for virtual address
13
           index_t physical; // Index for physical address
14
            index t count; // Number of times this slot is accessed
15
16
   };
17
   | struct tlb_slot_t tlb [TLB_SIZE];
```

```
19
20
    struct tlb slot t page table [PAGE TABLE SIZE];
21
22
    /* Get index part of an address */
23
    index t get index(address t addr);
24
25
    /* Get offset part of an address */
26
    offset t get offset(address t addr);
27
28
    /* Get the least accessed slot from TLB */
    struct tlb slot t * get least accessed slot();
29
30
31
    /* Translate virtual address to physical address */
    int translate(address t virtual, address t * physical) {
32
33
              // TODO: Translate virtual address to physical address.
              // Return 1 if the virtual address is valid, otherwise, return 0
34
              // If the virtual address is valid, writing its physical counterpart
35
36
              // to physical address.
37
              return 0;
38
39
    }
40
41
    int main() {
42
              /* Init page table */
              page table [0] = (struct tlb slot t) \{0x00001, 0x52354, 0\};
43
44
              page\_table[1] = (struct tlb\_slot\_t) \{0x00002, 0xafb29, 0\};
45
              page table [2] = (\mathbf{struct} \ tlb \ slot \ t) \{0x00003, 0x4b0dc, 0\};
              page table [3] = (\mathbf{struct} \ \text{tlb} \ \text{slot} \ \text{t}) \{0x00004, 0x52ca0, 0\};
46
              page table [4] = (\mathbf{struct} \ \text{tlb} \ \text{slot} \ \text{t}) \ \{0 \times 00005, \ 0 \times a7 \text{cbd}, \ 0\};
47
              page table [5] = (\mathbf{struct} \ \text{tlb} \ \text{slot} \ \text{t}) \{0x17d42, 0x338a3, 0\};
48
49
              page\_table[6] = (struct tlb\_slot\_t) \{0x1238f, 0x28471, 0\};
50
              page table [7] = (\mathbf{struct} \ tlb \ slot \ t) \{0xda234, 0x2341b, 0\};
              page table [8] = (\mathbf{struct} \ \text{tlb} \ \text{slot} \ \text{t}) \ \{0xf1234, \ 0x1bca2, \ 0\};
51
52
              page table [9] = (\mathbf{struct} \ \mathsf{tlb} \ \mathsf{slot} \ \mathsf{t}) \ \{0x129af, \ 0x23133, \ 0\};
53
54
              /* Init TLB */
55
              tlb[0] = page table[0]; tlb[1] = page table[1];
56
              tlb[2] = page\_table[2]; tlb[3] = page\_table[3];
57
              /* Init tests */
58
59
              int test [7] =
60
                        \{0 \times 00003123, 0 \times 000001524, 0 \times 000002534, 0 \times 17d42e52,
61
                        0x121aabdd, 0x000012ac, 0x00004a71};
62
```

```
63
             int i;
64
             printf("Page table \n");
65
             for (i = 0; i < PAGE TABLE SIZE; i++) {
66
                      printf("\%05x \longrightarrow \%05x \setminus n",
67
                               page_table[i].virtual, page_table[i].physical);
             }
68
69
70
             /* Test */
71
             printf("Access pages\n");
72
             for (i = 0; i < 7; i++) {
73
                      address_t addr;
74
                      if (translate(test[i], &addr)) {
                               printf("%08x -> %08x\n", test[i], addr);
75
76
                      }else{
77
                               printf("\%08x \longrightarrow Illegal address \n", test[i]);
                      }
78
             }
79
80
81
             /* The TLB */
82
             printf("TLB\n");
             for (i = 0; i < TLB\_SIZE; i++) {
83
                      printf("%d: \%05x \longrightarrow \%05x : \%2d\n",
84
85
                               i, tlb[i].virtual, tlb[i].physical, tlb[i].count);
             }
86
87
88
```

3 Exercise

PROBLEM 1 (5pts). Student need to complete the given source code with "TO DO" part in the sample code. The program aims to simulate the process of translating virtual memory into physical memory with TLB algorithm.

PROBLEM 2 (2pts). Consider the page table shown in Figure 3.1 for a system with 12-bit virtual and physical addresses and with 256-byte pages. The list of free page frames is D, E, F (that is, D is at the head of the list, E is second, and F is last). Convert

Page	Page Frame
0	-
1	2
2	С
3	Α
4	_
5	4
6	3
7	_
8	В
9	0

Figure 3.1: Page table for Exercise 1

the following virtual addresses to their equivalent physical addresses in hexadecimal. All numbers are given in hexadecimal. (A dash for a page frame indicates that the page is not in memory.)

- 9EF
- 111
- 700
- 0FF

PROBLEM 3 (3pts). Consider the following page reference string:

1, 2, 3, 2, 4, 5, 1, 6, 2, 1, 3, 2, 7, 6, 3, 2, 2, 1, 3, 2, 6.

How many page faults would occur for the following replacement algorithms, assuming one, two, three, four, five, six and seven frames? Remember that all frames are initially empty, so your first unique pages will cost one fault each.

- LRU replacement
- FIFO replacement
- Optimal replacement
- Clock replacement

Draw the graph to illustrate the relationship between number of allocated frames and number of page faults for each replacement algorithms.