

CS M51A and EE M16 Summer 2016 Section 1

Logic Design of Digital Systems

Dr. Yutao He

Verilog Lab #2 - Design of Combinational Systems

Due: July 31st, 2016

(1) Name: Zhou Minghong
Last First

Student ID: 004424670

Signature: Minghong

(2) Name: Wu Michael
Last First

Student ID: 404751542

Signature: Michael Wu

Date: 07/23/16


Result	
Correctness	
Creativity	
Report	
Total Score	

Abstract


The objective of this project is to build a BCD-to-seven-segment display decoder. This display decoder is normally used in billboards for displaying a decimal digit. It consists of 7 different components whose output are dependent on the input of the decimal digit. The decimal digit is encoded by 4 binary bits. Therefore, for each component, there are 4 inputs denoted by X_3, X_2, X_1 and X_0 , which dictate whether the component is on (1) or off (0).

The Switching Function of the Circuit


$$a = ((X_2' + X_1 + X_0)' + (X_3 + X_2 + X_1 + X_0'))'$$



$$b = ((X_2' + X_1 + X_0')' + (X_2' + X_1' + X_0))'$$




$$c = ((X_2 + X_1' + X_0)' + 0)'$$




$$d = ((X_2' + X_1 + X_0)' + (X_2' + X_1' + X_0')' + (X_3 + X_2 + X_1 + X_0'))'$$


$$g = ((X_3 + X_2 + X_1)' + (X_2' + X_1' + X_0'))'$$



$$e = (X_0 + (X_2' + X_1)')'$$




$$f = ((X_1' + X_0')' + (X_2 + X_1')' + (X_3 + X_2 + X_0'))'$$



The Verilog Code of the Circuit

```
//csm51a_proj2.v
//Michael Wu, ID: 404751542
//Minghong Zhou, ID: 004424670
`timescale 1ns / 1ps
module csm51a_proj2(
    input [3:0]x,
    output a,
    output b,
    output c,
    output d,
    output e,
    output f,
    output g
);
wire term0=~(~x[2]|~x[1]|~x[0]);
assign a=~(~(~x[2]|x[1]|x[0])|~(x[3]|x[2]|x[1]|~x[0]));
assign b=~(~(~x[2]|x[1]|~x[0])|~(~x[2]|~x[1]|x[0]));
assign c=~(~(x[2]|~x[1]|x[0])|0);
assign d=~(~(~x[2]|x[1]|x[0])|term0|~(x[3]|x[2]|x[1]|~x[0]));
assign e=~(x[0]|~(~x[2]|x[1]));
assign f=~(~(~x[1]|~x[0])|~(x[2]|~x[1])|~(x[3]|x[2]|~x[0]));
assign g=~(~(x[3]|x[2]|x[1])|term0);
endmodule
```

The Simulation Result



This test bench tested the module for the decimal digits 0 to 9. It converts the decimal values to binary, then plugs it into the module. The top row shows the values of the input, and the waveforms below show the output of a,b,c,d,e,f, and g. The first row is a, the second row is b, the third row is c, etc. When the waveform is high it corresponds to an output of 1, and when it is low it corresponds to an output of 0. The waveforms correctly represent the associated truth table that we were trying to implement.

The Design Review

This project was fairly straightforward. We broke the project into two separate steps. First we determined the minimum two level OR-AND switching function for each component from a to g using k-maps. Then we converted these switching functions to NOR-NOR circuit networks. This divide-and-conquer approach simplified the project and minimized the number of mistakes we made in the implementation. In the implementation, we attempted to use the least amount of gates as possible. Therefore, we examined the switching function for each component to see if there were any repeating terms that we could implement with a single NOR gate. We realized that component d and g share the same term ($X_2' + X_1' + X_0'$). This observation enabled us to reduce the number of gates used by 1.

We learned how to design a module that has practical use in real life. This project taught us to be very careful when implementing a digital network, and helped us practice minimization. The most important aspects of the project for us was the minimization. That was the part we spent the most time on. The actual code did not take very long, because all we had to do was copy the switching functions we wrote with pencil and paper.

Appendix - The detailed design worksheet

inputs and outputs

4 bit input
7 bit output

encoding scheme

input

decimal	digit	binary bits
0		0000
1		0001
2		0010
3		0011
4		0100
5		0101
6		0110
7		0111
8		1000
9		1001

output

LED state	binary bit
on	1
off	0

~~table~~

~~input~~
~~x₁ x₂ x₃ x₄~~

~~output~~
~~a b c d e f g~~

truth table

input				output						
x_3	x_2	x_1	x_0	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
1	0	1	0	-	-	-	-	-	-	-
1	0	1	1	-	-	-	-	-	-	-
1	1	0	0	-	-	-	-	-	-	-
1	1	0	1	-	-	-	-	-	-	-
1	1	1	0	-	-	-	-	-	-	-
1	1	1	1	-	-	-	-	-	-	-

Minimization

$$a = M(1, 4)$$

	x_0				
	1	0	1	1	
	0	1	1	1	x_2
x_3	-	-	-	-	
	1	1	-	-	
	x_1				

$$a = (x_2' + x_1 + x_0)(x_3 + x_2 + x_1 + x_0')$$

$$b = M(5, 6)$$

	x_0				
	1	1	1	1	
	1	0	1	0	x_2
x_3	-	-	-	-	
	-1	1	-	-	
	x_1				

$$b = (x_2' + x_1 + x_0')(x_2' + x_1' + x_0')$$

$$c = M(2)$$

	x_0				
	1	1	1	0	
	1	1	1	1	x_2
x_3	-	-	-	-	
	1	1	-	A	
	x_1				

$$c = x_3 + x_2 + x_1' + x_0$$

$$d = M(1, 4, 7)$$

	x_0				
	1	0	1	1	
	0	1	0	1	x_2
x_3	-	-	-	-	
	1	1	-	-	
	x_1				

$$d = (x_2' + x_1 + x_0)(x_2' + x_1' + x_0')(x_3 + x_2 + x_1 + x_0')$$

Minimization of output g.

Using K-maps

$x_3 x_2 \backslash x_1 x_0$	00	01	11	10	prime implicants
00	0	0	1	1	$(x_3 + x_2 + x_1)(x_3' + x_1' + x_0')$
01	1	1	0	1	
11	-	-	0	-	essential prime implicants
10	1	1	-	-	$(x_3 + x_2 + x_0)(x_3' + x_1' + x_0')$

$$g = (x_3 + x_2 + x_1)(x_3' + x_1' + x_0')$$

Minimization of output f

Using K-maps

$x_3 x_2 \backslash x_1 x_0$	00	01	11	10	prime implicants
00	1	0	0	0	$(x_1' + x_0')$
01	1	1	0	1	$(x_2 + x_1')$
11	-	-	-	-	$(x_3 + x_2 + x_0')$
10	1	1	-	-	essential prime implicants

$$f = (x_1' + x_0')(x_2 + x_1')(x_3 + x_2 + x_0')(x_3' + x_0')(x_2 + x_1') \\ (x_3 + x_2 + x_0')$$

Minimization of output e

Using K-maps

$x_3 x_2 \backslash x_1 x_0$	00	01	11	10	prime implicants
00	1	0	0	1	(x_0')
01	0	0	0	1	$(x_2' + x_1)$
11	-	-	-	-	essential prime implicants
10	1	0	-	-	$(x_0')(x_2' + x_1)$

$$e = (x_0')(x_2' + x_1)$$

Transformation Procedure by demorgan's law


$$X \cdot Y = (X' + Y')$$

OR-AND to NOR-NOR


$$X = x_1 + x_2$$

$$Y = y_1 + y_2$$

$$(X_1 + X_2)(Y_1 + Y_2) = (X_1 + X_2)' + (Y_1 + Y_2)'$$



equal to




final minimal expressions

a. original


$$a = (x_2' + x_1 + x_0)(x_3 + x_2 + x_1 + x_0')$$

transformation: $a = ((x_2' + x_1 + x_0)' + (x_3 + x_2 + x_1 + x_0'))'$




b. original $(x_2' + x_1 + x_0')(x_2' + x_1' + x_0)$

transformation $((x_2' + x_1 + x_0')' + (x_2' + x_1' + x_0)')$




c. original $(x_2 + x_1' + x_0)'$

transformation $((x_2 + x_1' + x_0)' + 0)' = ((x_2 + x_1' + x_0)' + 0)'$



d original $(x_2' + x_1 + x_0)(x_2' + x_1' + x_0')(x_3 + x_2 + x_1 + x_0')$

transformation $((x_2' + x_1 + x_0)' + (x_2' + x_1' + x_0')' + (x_3 + x_2 + x_1 + x_0')')'$




final minimal expressions

Output g

OR-AND $g = (x_3 + x_2 + x_1)(x_2' + x_1' + x_0')$


NOR-NOR $g = ((x_3 + x_2 + x_1)' + (x_2' + x_1' + x_0')')'$



Output f

OR-AND $f = (x_1' + x_0')(x_2 + x_1)(x_3 + x_2 + x_0')$


NOR-NOR $f = ((x_1' + x_0')' + (x_2 + x_1)' + (x_3 + x_2 + x_0')')'$



Output

OR-AND $e = (x_0') (x_2' + x_1)$

NOR-NOR $e = (x_0 + (x_2' + x_1'))'$



Extra Credit

The code for the extra credit is below:

```
module mojo_top(
    // 50MHz clock input
    input clk,
    // Input from reset button (active low)
    input rst_n,
    // clock is high when AVR is ready
    input cclk,
    // We send the outputs to the 8 LEDs
    output[7:0]led,
    // AVR SPI connections
    output spi_miso,
    input spi_ss,
    input spi_mosi,
    input spi_sck,
    // AVR ADC channel select
    output [3:0] spi_channel,
    // Serial connections
    input avr_tx,
    output avr_rx,
    input avr_rx_busy
);

wire rst = ~rst_n; // make reset active high
reg clk2 = 1'b0;
reg[3:0] x = 4'b000;
reg[23:0] ii = 24'b0;
//every press +1

always@(posedge clk)
begin
    if(ii<12500000)
        begin ii <= ii + 1; end
    else if(ii == 12500000)
        begin ii <= 24'b0 ; clk2 <= ~clk2; end
    end
    //4Hz signal
    always@(posedge clk2)
    begin
        if(rst)
            begin x <= x + 1; end
    end
end
```



```

end
// these signals should be high-z when not used
assign spi_miso = 1'bz;
assign avr_rx = 1'bz;
assign spi_channel = 4'bzzzz;
assign led[7]=1'b0;
assign led[6] =~(~(x[3]|x[2]|x[1])|~(~x[2]|~x[1]|~x[0]));
assign led[5]
=~(~(~x[1]|~x[0])|~(x[2]|~x[1])|~(x[3]|x[2]|~x[0]));
assign led[4] =~(~(x[3]|~x[0])|~(x[2]|~x[0])|~(~x[2]|x[1]));
assign led[3]
=~(~(x[3]|x[2]|x[1]|~x[0])|~(x[3]|~x[2]|x[1]|x[0])|~(x[3]|~x[2]|~
x[1]|~x[0]));
assign led[2] =~(~(x[3]|x[2]|~x[1]|x[0])|0);
assign led[1]
=~(~(x[3]|~x[2]|x[1]|~x[0])|~(x[3]|~x[2]|~x[1]|x[0]));
assign led[0] =~(
~(x[3]|x[2]|x[1]|~x[0])|~(x[3]|~x[2]|x[1]|x[0]));
endmodule


```

The outputs of the board are the leds on the right side, and the first 7 correspond to a,b,c,d,e,f, and g from top to bottom. The last led on the bottom is not used and is always off. Below are the pictures of the mojo board:


Input: 0




Input: 1




Input: 2




Input: 3




Input: 4




Input: 5




Input: 6



Input: 7



Input: 8



Input: 9

