IT5002 Tutorial 3

AY 2025/26 Semester 1

Prepared by Michael Yang
Slides adapted from Theodore Leebrant, Prof. Colin and Prof. Aaron

Q1. Datapath and Control

For each of the following instructions, figure out what data is being used at various points in the datapath and what control signals are generated

i. 0x8df80000: lw \$24, 0(\$15)

ii. 0x1023000C: beq \$1, \$3, 12


iii. 0x0285c822: sub \$25, \$20, \$5

Outputs of **Control Unit** for each type of instruction

		A1110	MamTaDag	Do «Muito	e MemRead	NA o wo \ N/wito	Duamah	ALUop	
	RegDst	ALUSrc MemToReg RegWrite MemRead MemWrite		Memvvnte	Branch	op1	op2		
R-type	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
SW	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

Outputs of **ALU Control**

ALUop				Funct Field (F[5:0] == Inst[5:0])						
	MSB	LSB	F5	F4	F3	F2	F10	F0	control	
lw	0	0	X	X	X	X	X	X	0010	
SW	0	0	X	X	X	X	X	X	0010	
beq	X	1	X	X	X	X	X	X	0110	
add	1	X	X	X	0	0	0	0	0010	
sub	1	Χ	X	X	0	0	1	0	0110	
and	1	X	X	X	0	1	0	0	0000	
or	1	Χ	X	X	0	1	0	1	0001	
slt	1	Χ	X	X	1	0	1	0	0111	




0x8df80000: lw \$24, 0(\$15)

(\$x means register, [\$x] means value stored in register, Mem(...) means memory stored at that location)

RegD	st RegWrite	ALUSrc	MemRead	MemWrite	MemToReg	Branch	ALUop	ALUcontrol
0	1	1	1	0	1	0	00	0010

	Reg	gister Files		Al	LU	Data Memory	
RR1	RR2	WR	WD	Opr1	Opr2	Address	Write Data
\$15	\$24	\$24	Mem([\$15]+0)	[\$15]	0	[\$15]+0	[\$24]




0x1023000C = beq \$1, \$3, 12

(\$x means register, [\$x] means value stored in register, Mem(...) means memory stored at that location)

RegDst	RegWrite	ALUSrc	MemRead	MemWrite	MemToReg	Branch	ALUop	ALUcontrol
Χ	0	0	0	0	X	1	01	0110

	Reg	gister Files		Al	LU	Data Memory	
RR1	RR2	WR	WD	Opr1	Opr2	Address	Write Data
\$1	\$3	\$3 or \$0	[\$1]-[\$3] or random value	[\$1]	[\$3]	[\$1]-[\$3]	[\$3]

Next PC = PC+4 or (PC+4)+(12x4)



0x0285c822 = sub \$25, \$20, \$5

(\$x means register, [\$x] means value stored in register, Mem(...) means memory stored at that location)

Reg	Ost	RegWrite	ALUSrc	MemRead	MemWrite	MemToReg	Branch	ALUop	ALUcontrol
1		1	0	0	0	0	0	10	0110

	Reg	gister Files		Al	LU	Data Memory	
RR1	RR2	WR	WD	Opr1	Opr2	Address	Write Data
\$20	\$5	\$25	[\$20]-[\$5]	[\$20]	[\$5]	[\$20]-[\$5]	[\$5]

Q2. Latency and Critical Path

Given the latencies of each hardware component,

Inst-Mem	Adder	MUX	ALU	Reg-File	Data- Mem	Control/ALU control	Left-shift / Sign extend / AND
400 ps	100 ps	30 ps	120 ps	200 ps	350 ps	100 ps	20 ps

Estimate the latency for each of the following instructions:


i. sub (e.g. sub \$25, \$20, \$5)

ii. lw (e.g. lw \$24, 0(\$15))


iii. beq (e.g. beq \$1, \$3, 12)

Control signals are ready **SUB** instruction by 400+100=500ps (i.e. not the critical path) Instruction Memory 400 ps Add RD1/RD2/Opr1 ready by PC 400+200=600ps 4 Instruction Add Left Shift Opr2 ready by Cont 2-bit Address 600+30=630ps PCSrc Branch opcode 31:26 ALUresult ready by Inst [31:26] 630+120=750ps 100 ps 25:21 MemToReg MUX output 120 ps Inst [25:21] 5, (i.e. Write Data) ready by RR1 RD1 Opr1 750+30=780ps Inst [20:16] is0? MemWrite 20:16 RR2 Registers ALU Write to WR done by ALUSTC 5/ 780+200=980ps ALU →Address M 200 ps p2 result 15:11 Data MemToReg Opr2 WD Inst [15:11] X Memory Read ALUcontrol shamt 10:6 RegWrite M Data RegDst 30 ps Write Data Sign X Inst [15:0] funct 400+200+30+ Extend 5:0 MemRead 30 ps Inst [5:0] 120+30+200 ALUop ALU = 980psControl

Control signals are ready LW instruction by 400+100=500ps (i.e. not the critical path) Instruction Memory 400 ps Add RD1/RD2/Opr1 ready by PC 400+200=600ps Instruction Add **Left Shift** * Opr2 ready by 530ps Cont 2-bit Address PCSrc Branch ALUresult ready by 31:26 opcode 600+120=720ps Inst [31:26] 100 ps Read Data ready by 25:21 720+350=1070ps 120 ps Inst [25:21] 5, RR1 RD1 Opr1 MemToReg output (i.e. Inst [20:16] is0? MemWrite 20:16 RR2 WD) ready by Registers ALU 350 ps 1070+30=1100ps ALUSTC ALU Address 200 ps result 15:11 Write to register done by Data Mem of 1100+200=1300ps Opr2 WD Inst [15:11] Memory **ALUcontrol** Read 10:6 RegWrite Data RegDst 30 ps Write Data Y Sign Inst [15:0] funct 400+200+120 5:0 20 ps 30 ps MemRead Inst [5:0] +350+30+200 ALUop ALU = 1300 psALUsrc MUX not in critical path (ready Control by max(500, 400+20)+30=530ps)



Q3. Swapped Inputs



The inputs to the RegDst multiplexor were swapped.

For each of the following types of instruction, give an example of


- (i) an instruction that will still produce the same result as expected,
- (ii) an instruction that produces a wrong result,

or state that none exist.

- (a) add
- (b) lw
- (c) beq (provide the branch offset as the immediate value)

General strategy:

- To produce the same result, we can have
 o \$rt = \$rd
- So that swapping makes no difference



Add instruction


$$rd = t0$$

$$srs = st1$$

$$rt = t0$$

(ii) Any instruction where

add \$t0, \$t1, \$t2




Load Word instruction

Choose the first 5 bits of imm as 00100 = 4 = \$a0, and set \$rt = \$a0

Note that \$rs doesn't matter here

(ii) Anything where the first 5 bits of the immediate value is not equal to the register's number (but it still must be a valid register between 0 and 31)




Branch on equal instruction

(ii) Any branch instruction works

Write register (WR) is never used, so it does not matter which register RegDst selects

(ii) No answer



Slides uploaded to https://github.com/michaelyql/IT5002

Email: e1121035@u.nus.edu

Anonymous feedback: https://bit.ly/feedback-michael (or scan the QR below)

