LAB01 - Gates

Link to my GitHub repository

https://github.com/xruine00/Digital-electronics-1

De Morgan's laws

Equations for the implementation of gates:

$$f(c, b, a) = \overline{b} \, a + \overline{c} \, \overline{b}$$


$$f(c, b, a)_{\text{NAND}} = \overline{\overline{b}} \, \overline{a} \cdot \overline{\overline{c}} \, \overline{\overline{b}}$$

$$f(c, b, a)_{\text{NOR}} = \overline{b + \overline{a}} + \overline{c + b}$$

The truth table:

С	b	a	f(c,b,a)
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

Screenshot with time waveforms:



Defined functions in VHDL:

```
library ieee;
                      -- Standard library
use ieee.std_logic_1164.all;-- Package for data types and logic operations
______
-- Entity declaration for basic gates
______
entity gates is
   port(
      a_i : in std_logic; -- Data input
b_i : in std_logic; -- Data input
c_i : in std_logic; -- Data input
      f_o : out std_logic;
                                -- output function
      fnand_o : out std_logic;
                                -- NAND output function
      fnor o : out std logic
                                -- NOR output function
   );
end entity gates;
______
-- Architecture body for basic gates
-----
                           _____
architecture dataflow of gates is
begin
   f_o \leftarrow ((not b_i) and a_i) or ((not c_i) and (not b_i));
   fnand o <= ((b i nand b i) nand a i) nand ((c i nand c i) nand (b i nand</pre>
b i));
   fnor_o <= ((b_i nor (a_i nor a_i)) nor (c_i nor b_i)) nor ((b_i nor (a_i nor
a_i)) nor (c_i nor b_i));
end architecture dataflow;
```

Link to the EDA Playground:

https://www.edaplayground.com/x/ezmf

Distributive laws

Equations for the implementation of gates:

```
f1 = x \cdot y + x \cdot z
f2 = x \cdot (y+z)
f3 = (x+y) \cdot (x+z)
f4 = x + (y \cdot z)
f(1) = f(2) \rightarrow x \cdot y + x \cdot z = x \cdot (y+z)
f(3) = f(4) \rightarrow (x+y) \cdot (x+z) = x + (y \cdot z)
```

The truth table for f1 and f2:

х	у	Z	f(x,y,z)
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

The truth table for f3 and f4:

х	у	Z	f(x,y,z)
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Screenshot with time waveforms:



Defined functions in VHDL:

```
library ieee;
                        -- Standard library
use ieee.std_logic_1164.all;-- Package for data types and logic operations
_____
-- Entity declaration for basic gates
_____
entity gates is
   port(
      x_i : in std_logic; -- Data input
      y_i : in std_logic;
z_i : in std_logic;
                                  -- Data input
      : in std_logic;
f1_o : out std_logic;
f2_o : out std_logic
                                 -- Data input
                                  -- Function 1
                                  -- Function 2
      f3_o : out std_logic;
                                  -- Function 3
      f4_o : out std_logic -- Function 4
   );
end entity gates;
_____
-- Architecture body for basic gates
_____
architecture dataflow of gates is
begin
   f1_o \leftarrow (x_i \text{ and } y_i) \text{ or } (x_i \text{ and } z_i);
   f2_o \leftarrow x_i \text{ and } (y_i \text{ or } z_i);
   f3_o \leftarrow (x_i \text{ or } y_i) \text{ and } (x_i \text{ or } z_i);
   f4_o \leftarrow x_i \text{ or } (y_i \text{ and } z_i);
end architecture dataflow;
```

Link to the EDA Playground:

https://www.edaplayground.com/x/GG_2