## **Datapath and Control Signals:**

- 1. Instruction Fetch Stage: Using instruction address from PC module, fetch instruction from instruction cache, and load into IF/ID Reg.
  - a. Control Signals in this stage
    - load\_PC: Load signal for PC register, when set high, register loads value into register.
    - ii. Instr cache read:
    - iii. Alu sel: Comes from Control rom, if jalr, set alu sel to 1, otherwise 0.
  - b. Data Signals
    - i. Cache Instr address:
    - ii. Cache\_Instr\_rdata:
    - iii. Branch Address: Selects between PC incremented by 4, or conditional/unconditional branch.
- Instruction Decode Stage: Split instruction from IF/ID Register into fields going into regfile and control\_ROM. Control Rom will send the control word to all registers between the pipeline stages. The 32 bit values for rs1 and rs2 are also stored inside the ID/EX register.
  - a. Control Signals
  - b. Data Signals
    - i. Inputs
      - 1. opcode
      - 2. funct3
      - 3. funct7
    - ii. Outputs
      - 1. rs1
      - 2. rs2
      - 3. rs1 out
      - 4. rs2 out
      - 5. Control Word packed struct
        - a. Typedef struct packed {
          - Logic Alumux1 sel: selects between i\_imm and rs2 out to send to CMP.
          - ii. <u>Logic [2:0] Alumux2\_sel</u>: Selects between all immediate values and rs2\_out to pass to the ALU.
          - iii. <u>Logic Load\_regfile</u>: Tells the reg file to load the value regfilemux out into register rd.
          - iv. <u>Logic [3:0] Regfilemux\_sel</u>: Selects between branch enable, u\_imm, ALU output and mem\_rdata to load into regfile.
          - v. <u>Logic [2:0] aluop</u>: Indicates which ALU operation to compute inside the ALU.

- vi. <u>Logic [2:0] cmpop</u>: Indicates which compare operation to perform in the CMP.
- vii. <u>Logic Instruction/data cache\_read</u>: Read request to send to either the Instruction or data cache.
- viii. <u>Logic Data cache\_write</u>: Write request to the data cache. Instruction cache is ROM.
- ix. <u>Logic cmpmux\_sel</u>: Selects between i\_imm and rs2 out.
- x. Logic pcmux\_sel:\_Selects between output of PC register added with 4, alu\_out, and alu\_out with LSB set to 0. This select signal is br\_en if the corresponding pipeline stage is working on the branch instruction. Otherwise, it has to be set to pcmux::alu\_mod2 or pcmux::alu\_out if its on jalr or jal instruction, respectively. The Default value for this signal is 0 or pc\_plus4.
- **xi.** Load pc: Where does this signal come from.
- b. } control\_word
- 3. Execution Stage: Where comparisons and arithmetic/logical operations take place. Outputs of these operations are stored in the EX\_MEM register.
  - a. Control Signals
    - i. Inputs
      - Alumux1\_sel
      - 2. Alumux2 sel
      - 3. Cmpmux\_sel
    - ii. Outputs
  - b. Data Signals
    - i. Inputs
      - 1. rs1 out
      - 2. rs2 out
      - 3. i imm
      - 4. u imm
      - 5. b imm
      - 6. s imm
      - 7. J\_imm
      - 8. aluop
    - ii. Intermediate Data Path Signals
      - 1. Alumux1 out
      - 2. Alumux2 out
      - cmpmux\_out
    - iii. Outputs
      - 1. Alu\_out:

- 2. Br\_en:
- 4. Memory Access Stage: Retrieve data from cache using alu\_out. Load data into MEM\_WB register.
  - a. Control Signals:
    - i. datacache\_read
    - ii. datacache\_write
    - iii. mdr\_load
  - b. Datapath Signals:
    - i. Outputs
      - 1. Alu\_out
      - 2. mdr\_out
- 5. Register Write Back Stage: Choose between datapath input signals to load into regfile using regfilemux\_sel.
  - a. Control Signals
    - i. Regfilemux\_sel:
    - ii. Load\_regfile:
  - b. Datapath Signals
    - i. Inputs
      - 1. br\_en
      - 2. u\_imm
      - 3. alu\_out
      - 4. Mem\_rdata
    - ii. Outputs
      - 1. regfilemux\_out