



FPGA- PART 1 PRELIMINARY REPORT


Michal Keren (204783161) & Itamar Eyal (302309539)

Q2

2.d.





3.d.



Q4

4.d.



Q5

5.a.

First, we shall implement an inc-dec(100MHz) in order to update the clock count (clk_cnt).

The 'inc' input to this instance will be high from the moment that count_enabled was switched to high, and the clock count will be reset to zero at that moment as well. ('dec' input is set to zero)


Whenever clk_cnt equals the clock frequency minus 1 (minus 1 because we count from zero), we know that a full clock cycle is complete and therefore a decrease of the seconds should accrue.

So, by implementing an inc-dec(10) for the single seconds (ones_sec) , fed by 'dec' input that equals the condition : (clk_cnt = CLK_FREQ-1), the single second will be decreased every 100MHz clock cycle as desired.


In order to update the rest of the time reading, we will implement three additional inc-dec(L) instances. (L=6 for the tens_sec & tens_min ; L=10 for the ones_min)

We will use the 'underflow' output of the previous instance to feed the 'dec' input of the next. (ones_sec -> tens_sec -> ones_min -> tens_min).

5.e.i.



5.e.ii.



5.e.ii.

Theoretically, the test bench will still test the counting from 59:59 to 00:00, but in practice, the number of iterations required to complete this counting is much larger than the iterations limit.

let's denote the num of tb iteration, when CLK_FREQ= 100Hz, by itr.

if we increase CLK_FREQ to 100MHz, the number of tb iteration will be (itr*M) which is obviously a very large number.

this explains the error received when trying to run the tb after the changes:

```
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time
```

note:

if we change the timescale as well as the CLK_FREQ by the same factor (CLK_FREQ multiplied by 1M and time res divided by 1M), the delay times (#) will behave exactly like before (since the CLK_PERIOD_IN_TIMEUNITS is divided by 1Msec and the time scale is also decreased by 1Msec).


6.d.i.


This FSM is **not** a pure Moore FSM.

The output at time t depends on the state at time t and also on the inputs at time t .

For example, if $\text{state}(t) = \text{'IDLE'}$, $\text{output}(t) = \text{'0000'}$ or '1000' depending on $\text{inputs}(t)$.

6.d.ii.





Q7

7.c.

Discuss the tradeoff between choosing high and low values for the counter, and how is this related to the low-pass-filter debouncing?

By selecting a high value for the counter we make it more sensitive (it's closer to the threshold). Meaning a short press on the btn will be enough to trigger a stable single-cycle output.


However, it also means that 2 close-together presses intended as one press might be interpreted by the Debouncer as 2 distinctive presses. In addition, some noises might also trigger a stable output.

the tradeoff for a low value counter will be in the very low sensitivity it might have, Making the user press for a longer period of time in order to trigger a reaction. It makes the btn more robust to toggling.

Making the btn less sensitive is decreasing the frequency of it's toggling time, thus making the circuit more LPF by shortening it's BW.

Q8

8.c



clkdiv has a ratio of 2:1 time_period for every bit from LSB to MSB. the LSB is changing at 100MHZ thus making it's time_period= 10^{-8} sec.

in order to achieve a flashing time_period between 1-16msec, we chose bits [18:17]. these bits allow the display to change as follows:


$$\text{bit17period} = (100\text{M})^{-1} * 2^{17} = 1.31 \text{ msec}$$

$$\text{bit18 period} = (100\text{M})^{-1} * 2^{18} = 2.62 \text{ msec}$$

The signal simulation above shows the same results.

Q10

10.d.i.



10.d.ii.

In our Countdown_tb simulation we wanted to check the following functions of Countdown:

- switching from state IDLE to PAUSED_SETTIME using reset & set
- changing the displayed time using the UP & DOWN btns
- expected time_reading value displayed after incrementing / decrementing

We did so by initializing the FSM to IDLE (btn reset), then set it to PAUSED_SETTIME (btn set) and afterwards setting the time displayed (btns up/down).


The btns were simulated by regs and the outputs by wires.

Also, we wanted to make sure that incrementing a digit over limit (tens_sec over 5 for example, will trigger a shift in the next digit and set the overflowing digit to 0). we did so by incrementing sec_tens 6 times, watching it change to 0 and min_ones incrementing to 1.


All these were examined in our TB and displayed in the behavioral simulation.


Q11

11.a.



11.b.





The elaborated design shows the logical data & control paths in a graphic manner. It doesn't represent the physical positioning of the gates and wires on the board. On the other hand, the post synthesis design shows the actual wiring and layout of the circuit. Moreover, it optimizes the logic by omitting redundant registers from the design thus saving room on the chip.

11.c.

Messages

81 critical warnings

95 warnings

92 infos

64 statuses

Show All

Vivado Commands

4 warnings

launch_simulation

4 warnings

[Vivado 12-366] Failed to remove file: C:\Users\IEYAL\OneDrive - mail.tau.ac.il\Year 4\Semester 8\Electronics lab 3\FPGA_1\lab 1\sim\sim_1\behav\Countdown_tb_behav.wdb (3 more like this)

[Vivado 12-366] Failed to remove file: C:\Users\IEYAL\OneDrive - mail.tau.ac.il\Year 4\Semester 8\Electronics lab 3\FPGA_1\lab 1\sim\sim_1\behav\Counter_tb_behav.wdb

[Vivado 12-366] Failed to remove file: C:\Users\IEYAL\OneDrive - mail.tau.ac.il\Year 4\Semester 8\Electronics lab 3\FPGA_1\lab 1\sim\sim_1\behav\simulate.log

[Vivado 12-366] Failed to remove file: C:\Users\IEYAL\OneDrive - mail.tau.ac.il\Year 4\Semester 8\Electronics lab 3\FPGA_1\lab 1\sim\sim_1\behav\elab.pb

Synthesis

81 critical warnings, 89 warnings

[Synth 8-567] referenced signal 'overflow' should be on the sensitivity list [\[Inc_Dec.v:55\]](#) (7 more like this)

[Synth 8-567] referenced signal 'underflow' should be on the sensitivity list [\[Inc_Dec.v:55\]](#)

[Synth 8-567] referenced signal 'overflow' should be on the sensitivity list [\[Inc_Dec.v:55\]](#)

[Synth 8-567] referenced signal 'underflow' should be on the sensitivity list [\[Inc_Dec.v:55\]](#)

[Synth 8-567] referenced signal 'overflow' should be on the sensitivity list [\[Inc_Dec.v:55\]](#)

[Synth 8-567] referenced signal 'underflow' should be on the sensitivity list [\[Inc_Dec.v:55\]](#)

[Synth 8-567] referenced signal 'overflow' should be on the sensitivity list [\[Inc_Dec.v:55\]](#)

[Synth 8-567] referenced signal 'underflow' should be on the sensitivity list [\[Inc_Dec.v:55\]](#)

[Synth 8-567] referenced signal 'overflow' should be on the sensitivity list [\[Inc_Dec.v:55\]](#)

[Synth 8-85] always block has no event control specified [\[Countdown_tb.v:107\]](#)

[Synth 8-3352] multi-driven net dk_cnt_reg[26] with 1st driver pin 'cntdn_out[ctr 1]_dk_cnt_reg[26]Q' [\[Counter.v:63\]](#) (53 more like this)

[Synth 8-3332] Sequential element (cntdn_out[ctr 1]_dk_cnt_reg[26]) is unused and will be removed from module Countdown_tb_ (79 more like this)

[Synth 8-5559] multi-driven net dk_cnt_reg[26] is connected to constant driver, other driver is ignored [\[Counter.v:63\]](#) (25 more like this)

Simulation

2 warnings

sim_1

2 warnings

[VRF 10-278] actual bit length 32 differs from formal bit length 1 for port d [\[Inc_Dec.v:39\]](#) (1 more like this)

[VRF 10-278] actual bit length 32 differs from formal bit length 1 for port dec [\[Counter.v:68\]](#)

Td Console

Messages

Log

Reports

Design Runs