

RAM

CPU

L3 cache

L2  
cache

L1 cache

CPU  
core

L2  
cache

L1 cache

CPU  
core

...

L2  
cache

L1 cache

CPU  
core