Management and analysis of physics datasets, Part. 1

Second Laboratory

Antonio Bergnoli bergnoli@pd.infn.it - Filippo Marini filippo.marini@pd.infn.it 24/11/2020

1

Laboratory Introduction

Goals

- · Recap of the last lecture
- make an overiview of the synthesis
- · understand in depth hierarchical design
- introduce sequential circuits
- study some combinatorial and sequential circuits

new VHDL constructs used in this lecture

- 1. case when
- 2. **type** definition
- 3. Synchronous processes
- 4. other uses of wait
- 5. if then else

Selection of Internet resources

Web resources

- 1. https://www.edaplayground.com/
- 2. https://vhdlwhiz.com/
- 3. https://surf-vhdl.com/

Free Books and Handbooks

- 4. VHDL Handbook old but still good!!
- 5. Free Range VHDL

The "Heartbeat" revisited - Hands On

a smart way to build larger simulation projects

```
student@MAPD-machine : ~$ ghdl -i heartbeat.vhd # include source file in the project
student@MAPD-machine : ~ $ ghdl -i heartbeat_top.vhd # include source file in the project
student@MAPD-machine : ~$ ghdl -d # check the working directory
# Library work
# Directory :
entity heartbeat
architecture behaviour of heartbeat
entity heartbeat_top
architecture str of heartbeat top
student@MAPD-machine: ~$ ghdl -m heartbeat top # make the selected entity (usuallly the top)
analyze heartbeat top.vhd
analyze heartbeat. vhd
elaborate heartbeat top
student@MAPD-machine : ~ $ ghdl -r heartbeat_top --wave=wave.ghw --stop-time=1us # run the simulation
./heartbeat_top : info : simulation stopped by --stop-time @1us
student@MAPD-machine : ~$ gtkwave wave.ghw #inspect the result (waveform)
```

5

Overview of Synthesis (some examples just to have an idea of

the complexity)


What is Synthesis

to create a logic circuit starting from a source code description

- 1. not every VHDL is synthesizable
- 2. a synthesizer tool tipically creates a logic circuit using elementary "logic cells" e.g. and, or, not, flip flop
- 3. a Simulator tool is ${f not}$ a synthesizer.


Simple Xor Gate

```
library ieee;
use ieee.std_logic_1164.all;
entity xor_port is
  port (
    a : in std_logic;
    b : in std_logic;
    y : out std_logic);
end entity xor_port;
architecture str of xor_port is
begin -- architecture str
  y <= a xor b;</pre>
end architecture str;
```





simple D-type Flip Flop

```
library ieee;
use ieee.std_logic_1164.all;
entity dff is
 port (
   clk : in std logic;
   rst : in std_logic;
   d : in std_logic;
   q : out std_logic);
end entity dff;
architecture rtl of dff is
begin -- architecture rtl
 flipflop : process (clk) is
 begin -- process flipflop
   if rst = '0' then
       a <= '0':
     else
       a <= d:
     end if:
   end if;
 end process flipflop;
end architecture rtl:
```



```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity adder is
 generic (
   width : integer := 8);
 port (
   a : in std_logic_vector(width - 1 downto 0);
   b : in std_logic_vector(width - 1 downto 0);
    sum : out std logic_vector(width - 1 downto 0));
end entity adder;
architecture rtl of adder is
begin -- architecture rtl
 sum <= std_logic_vector(unsigned(a) + unsigned(b));</pre>
end architecture rtl;
```






Fir Filter

```
library ieee:
use ieee.std_logic_1164.all;
use ieee.numeric std.all:
entity fir filter 4 is
  port (
    i clk
             : in std logic:
           : in std logic:
    i rstb
    i_coeff_0 : in std_logic_vector(7 downto 0);
    i_coeff_1 : in std_logic_vector(7 downto 0);
    i_coeff_2 : in std_logic_vector(7 downto 0);
    i_coeff_3 : in std_logic_vector(7 downto 0);
           : in std logic vector(7 downto 0):
    i data
           : out std logic vector(9 downto 0)):
    o data
end fir filter 4:
architecture rtl of fir filter 4 is
  type t_data_pipe is array (0 to 3) of signed(7 downto 0);
  type t_coeff is array (0 to 3) of signed(7 downto 0);
  type t_mult is array (0 to 3) of signed(15 downto 0);
  type t add st0 is array (0 to 1) of signed(15+1 downto 0):
  signal r_coeff : t_coeff:
                : t_data_pipe;
  signal p_data
  signal r mult
                : t mult:
  signal r add st0 : t add st0:
  signal r add st1 : signed(15+2 downto 0):
begin
  p input : process (i rstb, i clk)
  begin
    if(i rstb = '0') then
      p data <= (others => (others => '0')):
      r coeff <= (others => (others => '0')):
    elsif(rising edge(i clk)) then
      n data <= signed(i data)&n data(0 to n data(length-2). hagin
```


```
p_mult : process (i_rstb, i_clk)
begin
  if(i rstb = '0') then
    r mult <= (others => (others => '0'));
  elsif(rising edge(i clk)) then
   for k in 0 to 3 loop
     r mult(k) <= p data(k) * r coeff(k):
    end loop;
  end if;
end process p mult:
p_add_st0 : process (i_rstb, i_clk)
begin
  if(i rstb = '0') then
    r add st0 <= (others => (others => '0')):
  elsif(rising edge(i clk)) then
    for k in 0 to 1 loop
     r_add_st0(k) <= resize(r_mult(2*k), 17)
                      + resize(r_mult(2*k+1), 17);
    end loop:
  end if:
end process p add st0:
p_add_st1 : process (i_rstb, i_clk)
hegin
  if(i_rstb = '0') then
    r_add_st1 <= (others => '0');
  elsif(rising edge(i clk)) then
    r add st1 <= resize(r add st0(0), 18)
                + resize(r add st0(1), 18):
 end if:
end process p add st1:
p output : process (i rstb, i clk)
```



Complete I^2Cbus master core

taken from https://opencores.org/projects/i2c/


1000 VHDL lines of code



Basic combinatorial, hierarchical

circuits

Multiplexer (Schematic)



Multiplexer


```
MUX2
library IEEE;
use IEEE.std_logic_1164.all;
entity mux2 is
 port(
   a1 : in std_logic_vector(2 downto 0);
   a2 : in std_logic_vector(2 downto 0);
   sel : in std logic:
   b : out std logic vector(2 downto 0)):
end mux2:
architecture rtl of mux2 is
begin
 p mux : process(a1, a2, sel)
 begin
   case sel is
      when 'O'
                 => b <= a1:
     when '1'
               => b <= a2:
     when others => b <= "000":
   end case:
 end process p_mux;
end rtl:
```

```
MUX4
  library IEEE;
use IEEE.std_logic_1164.all;
entity mux4 is
port(
   a1, a2, a3, a4 : in std_logic_vector(2 downto 0);
                 : in std_logic_vector(1 downto 0);
                 : out std_logic_vector(2 downto 0));
   b
end mux4:
architecture rtl of mux4 is
 component mux2 is
  port (
     a1, a2 : in std_logic_vector(2 downto 0);
     sel : in std_logic;
           : out std_logic_vector(2 downto 0));
     h
 end component mux2:
 signal muxA out, muxB out : std logic vector(2 downto 0):
begin
 muxA : mux2
  port map ( a1 => a1. a2 => a2.
             sel => sel(0).
             b => muxA out):
 muxB : mux2
  port map ( a1 => a3, a2 => a4,
             sel => sel(0).
             b => muxB out);
 muyOut · muy2
  port map ( a1 => muxA_out, a2 => muxB_out,
             sel = > sel(1).
             h => h).
end rtl:
```

Basic Sequential circuits

```
library ieee:
use ieee.std_logic_1164.all;
entity dff is
 port (
   clk : in std_logic;
   rst : in std_logic;
   d : in std logic;
   q : out std_logic);
end entity dff:
architecture rtl of dff is
begin -- architecture rtl
 flipflop : process (clk) is
  begin -- process flipflop
   if rising_edge(clk) then
                             -- rising clock edge
     if rst = '0' then
       q <= '0':
     else
       a <= d:
     end if:
    end if;
  end process flipflop;
end architecture rtl:
```

A simple state machine (state diagram)



A simple state machine

```
when S2 =>
library ieee:
use ieee.std_logic_1164.all;
                                                                                              y <= '0';
entity patterndetect is
                                                                                              if a = '0' then
 port (
                                                                                                state <= S3:
   a : in std_logic;
                                                                                              elsif a = '1' then
   clk : in std logic:
                                                                                                state <= SO:
   rst : in std logic:
                                                                                              else
                                                                                                null;
   y : out std_logic);
end entity patterndetect;
                                                                                              end if;
architecture rtl of patterndetect is
                                                                                            when S3 =>
 type state_t is (SO, S1, S2, S3, Detect);
                                                                                              v <= '0';
                                                                                              if a = '0' then
 signal state : state t := SO:
begin -- architecture rtl
                                                                                                state <= S1:
 main : process (clk) is
                                                                                              elsif a = '1' then
 begin -- process main
                                                                                                state <= Detect:
   if rising edge(clk) then
                                       -- rising clock edge
                                                                                              else
     if rst = '0' then
                                        -- sunchronous reset (active high)
                                                                                                null:
                                                                                              end if:
       state <= SO:
             <= '0':
                                                                                            when Detect =>
      else
                                                                                                    <= '1';
                                                                                              state <= SO;
        case state is
         when SO =>
                                                                                            when others => null:
           v <= '0':
                                                                                          end case:
           if a = '0' then
                                                                                        end if:
             state <= S1:
                                                                                      end if:
           end if:
                                                                                    end process main:
          when S1 =>
                                                                                  end architecture rtl:
           v <= '0':
            if a = '0' then
              state <= S1:
            elsif a = '1' then
             state <= S2:
```

A simple state machine (testbench)

```
library ieee;
use ieee.std_logic_1164.all;
entity patterndetect_tb is
end entity patterndetect_tb;
```

```
architecture test of patterndetect tb is
 signal a : std_logic;
 signal clk : std_logic :='0';
 signal rst : std_logic;
 signal v : std_logic;
begin -- architecture test
 DUT : entity work.patterndetect
   port map (
     a => a,
     clk => clk.
     rst => rst.
     v => v):
 clk <= not clk after 2 ns:
 WaveGen Proc : process
 begin
   a <= '0';
   rst <= '1': wait for 10 ns:
   rst <= '0'; wait for 10 ns;
   rst <= '1':
   wait until rising edge(clk):
   a <= '0';
   wait until rising edge(clk):
   a <= '1':
   wait until rising_edge(clk);
   a <= '0':
   wait until rising edge(clk):
   a <= '1':
   wait for 100 ns:
   wait:
 end process WaveGen Proc;
end architecture test:
```



Suggested exercises

- build another state machine and try to model it in VHDL;
- build a testbench for it.