

Datasheet

Version: V0.5 Document No.: ILI9481BDS_V0.5.pdf

_ .

ILI TECHNOLOGY CORP.

8F, No. 38, Taiyuan St.,. Jhubei City, Hsinchu County 302, Taiwan , R.O.C. Tel.886-3-5600099; Fax.886-3-5600055 http://www.ilitek.com





Table of Contents

Se	ction			Page
1.	Introd	uction		5
2.	Featu	res		5
3.	Block	Diagram	1	7
4.	Pin De	escriptio	ns	8
5.	Pad A	rrangem	nent and Coordination	12
6.	Block	Function	n Description	17
7.	Funct	ion Desc	cription	17
	7.1.	Displa	y Bus Interface (DBI)	17
		7.1.1.	Write Cycle	17
		7.1.2.	Read Cycle	17
	7.2.	Serial	Interface (Type C)	17
		7.2.1.	Write Cycle and Sequence	17
		7.2.2.	Read Cycle and Sequence	17
		7.2.3.	Break and Pause Sequences	17
	7.3.	Displa	y Pixel Interface (DPI)	17
8.	Comn	nand		17
	8.1.	Comm	nand List	17
	8.2.	Comm	nand Description	17
		8.2.1.	NOP (00h)	17
		8.2.2.	Soft_reset (01h)	17
		8.2.3.	Get_power_mode (0Ah)	17
		8.2.4.	Get_address_mode (0Bh)	17
		8.2.5.	Get_pixel_format (0Ch)	17
		8.2.6.	Get_display_mode (0Dh)	17
		8.2.7.	Get_signal_mode (0Eh)	17
		8.2.8.	Get_diagnostic_result (0Fh)	17
		8.2.9.	Enter_sleep_mode (10h)	17
		8.2.10.	Exit_sleep_mode (11h)	17
		8.2.11.	Enter_Partial_mode (12h)	17
		8.2.12.	Enter_normal_mode (13h)	17
		8.2.13.	Exit_invert_mode (20h)	17
		8.2.14.	Enter_invert_mode (21h)	17
		8.2.15.	Set_display_off (28h)	17
		8.2.16.	Set_display_on (29h)	17
		8.2.17.	Set_column_address (2Ah)	17
		8.2.18.	Set_page_address (2Bh)	17
		8.2.19.	Write_memory_start (2Ch)	17





		8.2.20.	Read_memory_start (2Eh)	17
		8.2.21.	Set_partial_area (30h)	17
		8.2.22.	Set_scroll_area (33h)	17
		8.2.23.	Set_tear_off (34h)	17
		8.2.24.	Set_tear_on (35h)	17
		8.2.25.	Set_address_mode (36h)	17
		8.2.26.	Set_scroll_start (37h)	17
		8.2.27.	Exit_idle_mode (38h)	17
		8.2.28.	Enter_idle_mode (39h)	17
		8.2.29.	Set_pixel_format (3Ah)	17
		8.2.30.	Write_Memory_Continue (3Ch)	17
		8.2.31.	Read_Memory_Continue (3Eh)	17
		8.2.32.	Set_Tear_Scanline (44h)	17
		8.2.33.	Get_Scanline (45h)	17
		8.2.34.	Read_DDB_Start (A1h)	17
		8.2.35.	Command Access Protect (B0h)	17
		8.2.36.	Frame Memory Access and Interface Setting (B3h)	17
		8.2.37.	Display Mode and Frame Memory Write Mode Setting (B4h)	17
		8.2.38.	Device Code Read (BFh)	17
		8.2.39.	Panel Driving Setting (C0h)	17
		8.2.40.	Display_Timing_Setting for Normal Mode (C1h)	17
		8.2.41.	Display_Timing_Setting for Partial Mode (C2h)	17
		8.2.42.	Display_Timing_Setting for Idle Mode (C3h)	17
		8.2.43.	Frame Rate and Inversion Control (C5h)	17
		8.2.44.	Interface Control (C6h)	17
		8.2.45.	Gamma Setting (C8h)	17
		8.2.46.	Power_Setting (D0h)	17
		8.2.47.	VCOM Control (D1h)	17
		8.2.48.	Power_Setting for Normal Mode (D2h)	17
		8.2.49.	Power_Setting for Partial Mode (D3h)	17
		8.2.50.	Power_Setting for Idle Mode (D4h)	17
		8.2.51.	NV Memory Write (E0h)	17
		8.2.52.	NV Memory Control (E1h)	17
		8.2.53.	NV Memory Status Read (E2h)	17
		8.2.54.	NV Memory Protection (E3h)	17
9.	Displa	y Data I	RAM	17
	9.1.	Confi	guration	17
	9.2.	Memo	ory to Display Address Mapping	17
	9.3.	Vertic	al Scroll Mode	17





10. Tearing Effect Output		17
10.1. Tearing Effect Li	ine Modes	17
10.2. Tearing Effect Li	ine Timings	17
11. NV Memory Programmir	ng Flow	17
12. Gamma Correction		17
13. Application		17
13.1. Power Supply C	Configuration	17
	tion	
14. Electrical Characteristics	S	17
14.1. Absolute Maxim	um Ratings	17
14.2. DC Characterist	iics	17
14.3. Reset Timing Cl	haracteristics	17
14.4. AC Characterist	ics	17
14.4.1. DBI Type	B (18/16/9/8 bit) Interface Timing Characteristics	17
14.4.2. DBI Type	C Interface Timing Characteristics	17
14.4.3. DPI Interf	face Timing Characteristics	17
15. Revision History		17





1. Introduction

ILI9481 is a 262,144-color single-chip SoC driver for a-TFT liquid crystal display with resolution of 320RGBx480 dots, comprising a 960-channel source driver, a 480-channel gate driver, 345,600 bytes GRAM for graphic data of 320RGBx480 dots, and power supply circuit.

The ILI9481 supports 18-/16-/9-/8-bit data bus interface (DBI) and serial peripheral interfaces (SPI). It also supplies 18-bit, 16-bit RGB interface (DPI) for driving video signal directly from application controller. The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

ILI9481 can operate with 1.65V I/O interface voltage, and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. The ILI9481 also supports a function to display in 8 colors and a sleep mode, allowing for precise power control by software and these features make the ILI9481 an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP where long battery life is a major concern.

2. Features

- Display resolution: [320xRGB](H) x 480(V)
- Output:
 - > 960 source outputs
 - 480 gate outputs
 - Common electrode output
- a-TFT LCD driver with on-chip full display RAM: 345,600 bytes
- MCU Interface
 - MIPI-DBI(Comply with MIPI DBI Version 2.00)
 Type B 16-/18- bit, 8-/9-bit
 Type C 4-line 9bit (Option 1), 8bit (Option 3)
 - ➤ 16-bits, 18-bits RGB (DPI) interface
 - MIPI DCS command sets
 - 3-pin/4-pin serial interface
- Display mode:
 - > Full color mode: 262K-colors
 - Reduced color mode: 8-colors (3-bits MSB bits mode)
- On chip functions:
 - VCOM generator and adjustment
 - Timing generator
 - Oscillator
 - DC/DC converter
 - Line/frame inversion
- MTP:
 - 16-bit ID1 and ID2
 - 6-bits for VCOM adjustment
- Low -power consumption architecture
 - Low operating power supplies:
 - IOVcc = 1.65V ~ 3.3V (interface I/O)

Page 5 of 143 Version: 0.5








- Vci = 2.5V ~ 3.3V (analog)
- LCD Voltage drive:
 - Source/VCOM power supply voltage
 - DDVDH GND = 4.5V ~ 6.0V
 - VCL GND = -1.0V ~ -3.0V
 - \blacksquare VCI VCL \leq 6.0V
 - Gate driver output voltage
 - VGH GND = 10V ~ 18V
 - VGL GND = -5V ~ -12.5V
 - VGH VGL \leq 32V
 - VCOM driver output voltage
 - VCOMH = 3.0V ~ (DDVDH-0.5)V
 - VCOML = (VCL+0.5)V ~ 0V
 - VCOMH-VCOML \leq 6.0V
- ◆ Operate temperature range: -40°C to 85°C

Page 6 of 143 Version: 0.5





3. Block Diagram



Page 7 of 143 Version: 0.5





4. Pin Descriptions

Pin Name	I/O	Descriptions												
		Select to	he MP	U syst	em inte	erface mode								
			IM2	IM1	IMO	MPU-Interface Mode	DB Pin in use	Colors						
			0	0	0	DBI Type B 18-bit	DB[17:0]	262K						
			0	0	1	DBI Type B 9-bit	DB[8:0]	262K						
			0	1	0	DBI Type B 16-bit	DB[15:0]	65K/262K						
IM[2:0]	ļ		0	1	1	DBI Type B 8-bit	DB[7:0]	65K/262K						
			1	0	0	Setting prohibited	-	-						
			1	0	1	DBI Type C 9-bit	DIN, DOUT	8/262K						
			1	1	0	Setting prohibited	-	-						
			1	1	1	DBI Type C 8-bit	DIN, DOUT	8/262K						
RESX	I	This sig	nis signal low will reset the device and must be applied to properly initialize the chip. Signal is w active											
CSX	I	Chip se	Chip select input pin ("Low" enable).											
	Display data / Command selection pin													
DIOY		D/CX	D/CX='1': Display data.											
D/CX	l	D/CX='0': Command data.												
If not used, please fix this pin at GND level.														
Read control pin for the DBI interface.														
RDX	ļ	If not us	ed, ple	ease c	onnect	this pin to IOVCC.								
		Write co												
WRX/SCL	1	When the DBI type C is selected, this pin is used as serial clock pin.												
		If not used, please connect this pin to IOVCC.												
DD[47.0]	1/0	These p	in are	data b	us.									
DB[17:0]	I/O	If not us	ed, ple	ease co	onnect	these pins to GND.								
DINIODA	1/0	Serial d	ata inp	ut pin	and us	ed for the DBI type C mo	ode.							
DIN/SDA	I/O	If not us	ed, ple	ease co	onnect	this pin to ground.								
DOUT	0	Serial d	ata ou	tput pir	n and u	ised for the DBI type C m	node.							
TE		Tearing	effect	outpu	t pin to	synchronies MCU to fr	rame writing, acti	vated by S/W command.						
TE	0	When th	nis pin	is not	activate	ed, this pin is low. If not υ	ısed, please oper	n this pin.						
DOLL		Pixel clo	ock sig	nal in I	DPI inte	erface mode.								
PCLK	l	If not us	ed, ple	ease fi	x this p	in at GND level.								
VSYNC	1	Vertical	sync.	signal	in DPI	interface mode.								
VSTNC	'	If not us	ed, ple	ease fix	x this p	in at GND level.								
HSYNC	1	Horizon	tal syn	c. sign	al in D	PI interface mode.								
TIOTINO	'	If not us	ed, ple	ease fi	x this p	in at GND level.								
DE		Data en	able s	ignal ir	n DPI ir	nterface mode.								
, <u>J</u> _	'	If not us	ed, ple	ease fi	x this p	in at GND level.								





Pin Name	I/O	Descriptions									
		Control pin to shut down display, only used in the DPI interface mode.									
		SD Shut Down Control									
SD	I	0 Normal Display									
		1 Display shut down									
		Control pin for switching between normal color and reduced color mode, only used in the DPI									
		interface mode.									
СМ	l	CM Color Mode 0 Normal Display Color									
		1 Reduced Color Mode (8-color)									
Power Input Pins											
IOVCC	Р	Power supply to interface pins									
		Connect to external power supply (IOVCC= 1.65~3.3V).									
VCI	Р	Power supply to liquid crystal power supply analog circuit.									
V 01	'	Connect to external power supply (VCI=2.5~3.3V).									
DGND	_	Power ground pin.									
AGND	Р	Make sure GND=0V.									
VDC	1	Power supply pin for the NV memory programming.									
VPG	Р	Please provide 7 volt to this pin for NV memory programming.									
LCD signals Pins											
S1 ~ S960	0	Source driver output pins.									
G1 ~ G480	0	Gate driver output pins.									
VDD	0	Internal logic regulator output.									
V00		Used as internal logic power supply. Connect to stabilizing capacitor.									
VCI1	Р	Reference voltage for the step-up circuit 1. Set VCI1 level so that DDVDH, VGH and VGL are									
VGH	F	within the ratings.									
DDVDH	Р	Power supply for the source driver and VCOM.									
VGH	Р	Power supply to drive liquid crystal.									
VGL	Р	Power supply for LCD drive.									
VCL	Р	Power supply to drive VCOML.									
C11A, C11B,	Р	Make sure to connect to capacitor that is used in internal step-up circuit 1.									
C12A, C12B	F										
C13A, C13B,		Make sure to connect to capacitor that is used in internal step-up circuit 2. Connect to capacitors									
C21A, C21B,	Р	according to the step-up factors in use.									
C22A, C22B,											
		Outputs voltage level generated from VRH VCILVL. The step-up factor applied to VRH VCILVL									
VDEOLOUT		is set by VRH bits.									
VREG1OUT	P	Used as source driver grayscale reference voltage VREG1OUT, reference voltage to VCOMH,									
		and Vcom amplitude reference voltage. Connect to stabilizing capacitor when in use.									





Pin Name	I/O	Descriptions										
		VREG1OUT=4.0∼(DDVDH-0.500)[V]										
		TFT display common electrode power supply. Alternates between voltage levels between										
VCOM	Р	VCOMH-VCOML. Registers set the alternating cycle.										
		Registers set the alternating cycle and operate or halt VCOM.										
VCOMH	Р	VCOM high level. Adjust the voltage by internal electronic volume (VCM)										
V/001#	_	VCOM low level. Adjust the voltage by VDV bits.										
VCOML	P	VCOML=(VCL+0.5)∼0[V]										
VGS	I	Reference level for grayscale generating circuit.										
TEST pins	•											
T0/0 01		Test pins										
TS[8:0]		These pins are internal pulled low. Please leave these pins as open.										
TEOTOM 41		Test pins										
TESTO[16:1]	0	Please leave these pins as open.										
TEOTA / A0	1/0	Test pins										
TESTA1-A3	I/O	Please leave these pins as open.										
DUMAN/		Dummy Pins										
DUMMY	-	These pins are floating.										
V1T		Test pins										
V62T VWT		Please leave these pins as open.										





Liquid crystal power supply specifications Table


No.	Item		Description					
1	TFT Source Driver		960 pins (320 x RGB)					
2	TFT Gate Driver		480 pins					
3	TFT Display's Capacitor Structure		Cst structure only (Common VCOM)					
		S1 ~ S960	V0 ~ V63 grayscales					
4	Liquid Crystal Drive Output	G1 ~ G480	VGH - VGL					
		VCOM	VCOMH - VCOML: Amplitude = electronic volumes					
5	Input Valtage	IOVcc	1.65 ~ 3.30V					
5	Input Voltage	Vci	2.50 ~ 3.30V					
		DDVDH	4.5V ~ 6.0V					
		VGH	10V ~ 18V					
6	Liquid Crystal Drive Voltages	VGL	-5V ~ -12.5V					
0	Liquid Crystal Drive Voltages	VCL	-1.0V ~ -3.0V					
		VGH - VGL	Max. 32V					
		Vci - VCL	Max. 6.0V					
		DDVDH	Vci1 x2					
7	Internal Stan un Cirquita	VGH	Vci1 x4, x5, x6					
′	Internal Step-up Circuits	VGL	Vci1 x-3, x-4, x-5					
		VCL	Vci1 x-1					

Items	Recommended Specification	Pin connection						
	6.3V	VREG1OUT, VCI1, VDD, VCL, VCOMH, VCOML,						
Capacity 1 μF	6.3 V	C11+/-, C12+/-, C13+/-,						
Сараспу і µР	10V	DDVDH, C21+/-, C22+/-						
	25V	VGH, VGL						
Schottky diode	VF<0.4V/20mA at 25°C, VR ≥30V	(CND VCI) (DDVDII VCI)						
	(Recommended diode: HSC226)	(GND – VGL), (DDVDH – VCI)						





5. Pad Arrangement and Coordination



The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 12 of 143 Version: 0.5



		l	T 1	_		l					1 1			Ι	T 1	_			
No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ	No.	Name	X	Υ
1	VPG	-11165	-409	51	DB9	-7665	-409	101		-4165			VCL	-665	-409		C11B		-409
2	VPG	-11095	-409	52	DB8	-7595	-409		AGND	-4095			VCL	-595	-409		C11B	2905	
3	DGND	-11025	-409		DB7	-7525	-409		AGND	-4025			VCL	-525	-409		C11B	2975	
4	DGND	-10955	-409	54	DB6	-7455	-409		AGND	-3955			DDVDH	-455	-409		C11B	3045	
5	VWT	-10885	-409	55	DB5	-7385	-409		AGND	-3885			DDVDH	-385	-409		C11A		-409
6	DUMMY	-10815	-409	56	DB4	-7315	-409		AGND	-3815			DDVDH	-315	-409		C11A	3185	
7	DUMMY	-10745	-409	57	DB3	-7245	-409		VCOM	-3745			DDVDH	-245	-409		C11A		-409
	TESTO16(LEDON)	-10675	-409		DB2	-7175	-409		VCOM	-3675			DDVDH	-175	-409		C11A		-409
	TESTO15(LEDPWM)		-409		DB1	-7105	-409		VCOM	-3605			DDVDH	-105	-409		C11A	3395	
	TESTO14	-10535	-409		DB0	-7035	-409		VCOM	-3535			DDVDH	-35	-409		C11A		-409
	TESTO13	-10465	-409		DOUT	-6965	-409		VCOM	-3465			DDVDH	35	-409		C11A		-409
	TESTO12	-10395	-409		DIN/SDA	-6895	-409		VCOM	-3395			DDVDH	105	-409		C11A		-409
	TESTO11	-10325	-409		RDX	-6825	-409		VCOM	-3325			VCI1	175	-409		C11A		-409
	TESTO10	-10255	-409		WRX/SCL	-6755	-409		VCOM	-3255			VCI1	245	-409				-409
	TESTO9	-10185	-409		D/CX	-6685	-409		VCOM	-3185			VCI1	315	-409		C11A		-409
	TESTO8	-10115	-409	66	CSX	-6615	-409		VCOM	-3115			VCI1	385	-409		C12B		-409
	TESTO7	-10045	-409	67		-6545	-409		VCOM	-3045			VCI1	455	-409		C12B		-409
18	TESTO6	-9975	-409	68	IOVCC	-6475	-409		VCOM	-2975			VCI1	525	-409		C12B	4025	-409
19	TESTO5	-9905	-409	69	IOVCC	-6405	-409		VCOM	-2905			VCI1	595	-409		C12B		-409
20	TESTO4	-9835	-409	70	IOVCC	-6335	-409		VCOM	-2835			VCI1	665	-409				-409
21	TESTO3	-9765	-409	71	IOVCC	-6265	-409		VCOM	-2765			VCI1	735	-409		C12B		-409
22	TESTO2	-9695	-409	72	IOVCC	-6195	-409		VCOM	-2695			VCI1	805	-409		C12B		-409
23	TESTO1	-9625	-409	73	IOVCC	-6125	-409		VCOMH	-2625			VCI1	875	-409		C12B		-409
24	TS8	-9555	-409	74	IOVCC	-6055	-409		VCOMH	-2555			VCI	945	-409		C12B		-409
25	TS7	-9485	-409		VDD	-5985	-409		VCOMH	-2485			VCI	1015	-409		C12B		-409
26	TS6	-9415	-409	76	VDD	-5915	-409		VCOMH	-2415			VCI	1085	-409		C12A		-409
27	TS5	-9345	-409	77	VDD	-5845	-409		VCOMH	-2345			VCI	1155	-409		C12A		-409
28	TS4	-9275	-409	78	VDD	-5775	-409		VCOMH	-2275			VCI	1225	-409		C12A	4725	-409
29	TS3	-9205	-409	79	VDD	-5705	-409		VCOMH	-2205			VCI	1295	-409		C12A		-409
	TS2	-9135	-409	80	VDD	-5635	-409		VCOMH	-2135			VCI	1365	-409		C12A		-409
	TS1	-9065	-409	81	VDD	-5565	-409		VCOMH	-2065			VCI	1435	-409		C12A		-409
32	TS0	-8995	-409	82	VDD	-5495	-409		VCOMH	-1995			VCI	1505	-409		C12A		-409
33	SD	-8925	-409	83	VDD	-5425	-409	133	VCOML	-1925			VCI	1575	-409		C12A		-409
	СМ	-8855	-409	84	VDD	-5355	-409		VCOML	-1855			VCI	1645	-409		U 12/1		-409
	IM0/ID	-8785	-409		VDD	-5285	-409		VCOML	-1785			VCI		-409			5215	
	IM1	-8715	-409	-00	AGND	-5215	-409		VCOML	-1715			VCI	1785	100		VGL	5285	-409
	IM2	-8645	-409		AGND	-5145			VCOML		-409		VCI		-409		VGL	5355	
	RESX	-8575	-409		AGND	-5075			VCOML	-1575			VCI		-409		VGL	5425	
	VSYNC	-8505	-409		AGND	-5005			VCOML	-1505			VCI		-409		VGL	5495	
	HSYNC	-8435	-409		AGND	-4935			VREG10UT	-1435			VCI		-409		VGL	5565	
41	PCLK	-8365	-409		AGND	-4865		141	VREG10UT		-409		VCI		-409		VGL	5635	
42	DE	-8295	-409		AGND	-4795		142	VREG10UT		-409		VCI		-409		VGL	5705	
	DB17	-8225	-409		AGND	-4725			VREG10UT	-1225			TESTA3	2275			VGL	5775	
	DB16	-8155	-409		VGS	-4655			TESTA2	-1155			C11B	2345			VGL	5845	
	DB15	-8085	-409		VGS	-4585			VCL	-1085			C11B	2415			VGL	5915	
	DB14	-8015	-409		TESTA1	-4515			VCL	-1015			C11B	2485			AGND		
47	DB13	-7945	-409		AGND	-4445			VCL	-945			C11B	2555			AGND		
48	DB12	-7875	-409		AGND	-4375			VCL	-875	-409		C11B	2625			AGND		
49	DB11	-7805	-409		AGND	-4305			VCL	-805	-409		C11B	2695				6195	
50	DB10	-7735	-409	100	AGND	-4235	-409	150	VCL	-735	-409	200	C11B	2765	-409	250	VGH	6265	-409



	l	.,	.,			.,	.,	<u></u>		.,	.,	<u> </u>		.,	.,			.,	
No.	Name	X	Y 400	No.	Name	X	Y	No.	Name	X	Y 044	No.	Name	X	Y 044	No.	Name	X	Υ 044
251	VGH	6335	-409	301	C22B	9835	-409	351	G57	10755	244	401	G157	10005	244	451	G257	9255	244
252	VGH	6405	-409	302	C22B	9905	-409	352	G59	10740	389	402	G159	9990	389	452	G259	9240	389
253	VGH	6475	-409	303	C22B	9975	-409	353	G61	10725	244	403	G161	9975	244	453	G261	9225	244
254	VGH	6545	-409	304	C22B	10045	-409	354	G63	10710	389	404	G163	9960	389	454	G263	9210	389
255	VGH	6615	-409	305	C22B	10115	-409	355	G65	10695	244	405	G165	9945	244	455	G265	9195	244
256	VGH	6685 6755	-409 -409	306	C22B	10185	-409 -409	356 357	G67 G69	10680 10665	389 244	406 407	G167 G169	9930 9915	389 244	456 457	G267	9180 9165	389 244
257	C13B				C22B		-409					408		9900			G269		
258	C13B	6825	-409 -409	308	C22A	10325		358	G71	10650	389	409	G171 G173	9885	389 244	458	G271	9150	389 244
259 260	C13B	6895 6965	-409	309	C22A	10395 10465	-409 -409	359 360	G73 G75	10635 10620	389	410	G175	9870	389	459 460	G273 G275	9135 9120	389
261	C13B	7035	-409	311	C22A	10535	-409	361	G77	10625	244	411	G177	9855	244	461	G277	9105	244
262	C13B	7105	-409	312	C22A	10605	-409	362	G79	10590	389	412	G179	9840	389	462	G279	9090	389
263	C13B	7175	-409	313	C22A	10605	-409	363	G81	10575	244	413	G181	9825	244	463	G281	9075	244
264	C13A	7245	-409	314	C22A	10075	-409	364	G83	10575	389	414	G183	9810	389	464	G283	9060	389
	C13A	7315	-409	315	C22A	10745	-409	365	G85	10545	244	415	G185	9795	244	465	G285	9045	244
265 266	C13A	7315	-409	316	C22A	10885	-409	366	G87	10545	389	416	G187	9780	389	466	G287	9030	389
267	C13A	7455	-409	317	C22A	10955	-409	367	G89	10530	244	417	G189	9765	244	467	G289	9015	244
268	C13A	7525	-409	318	C22A	11025	-409	368	G91	10500	389	418	G191	9750	389	468	G291	9000	389
269	C13A C21B	7595	-409	319	C22A C22A	11025	-409	369	G93	10485	244	419	G193	9735	244	469	G293	8985	244
270	C21B	7665	-409	320	C22A	11165	-409	370	G95	10470	389	420	G195	9720	389	470	G295	8970	389
271	C21B	7735	-409	321	DUMMY	11205	244	371	G97	10455	244	421	G197	9705	244	471	G297	8955	244
272	C21B	7805	-409	322	DUMMY	11190	389	372	G99	10440	389	422	G199	9690	389	472	G299	8940	389
273	C21B	7875	-409	323	G1	11175	244	373	G101	10425	244	423	G201	9675	244	473	G301	8925	244
274	C21B	7945	-409	324	G3	11160	389	374	G103	10410	389	424	G203	9660	389	474	G303	8910	389
275	C21B	8015	-409	325	G5	11145	244	375	G105	10395	244	425	G205	9645	244	475	G305	8895	244
276	C21B	8085	-409	326	G7	11130	389	376	G107	10380	389	426	G207	9630	389	476	G307	8880	389
277	C21B	8155	-409	327	G9	11115	244	377	G109	10365	244	427	G209	9615	244	477	G309	8865	244
278	C21B	8225	-409	328	G11	11100	389	378	G111	10350	389	428	G211	9600	389	478	G311	8850	389
279	C21B	8295	-409	329	G13	11085	244	379	G113	10335	244	429	G213	9585	244	479	G313	8835	244
280	C21B	8365	-409	330	G15	11070	389	380	G115	10320	389	430	G215	9570	389	480	G315	8820	389
281	C21B	8435	-409	331	G17	11055	244	381	G117	10305	244	431	G217	9555	244	481	G317	8805	244
282	C21B	8505	-409	332	G19	11040	389	382	G119	10290	389	432	G219	9540	389	482	G319	8790	389
283	C21A	8575	-409	333	G21	11025	244	383	G121	10275	244	433	G221	9525	244	483	G321	8775	244
284	C21A	8645	-409	334	G23	11010	389	384	G123	10260	389	434	G223	9510	389	484	G323	8760	389
285	C21A	8715	-409	335	G25	10995	244	385	G125	10245	244	435	G225	9495	244	485	G325	8745	244
	C21A	8785	-409	336	G27	10980	389	386	G127	10230	389	436	G227	9480	389	486	G327	8730	389
287	C21A	8855	-409	337	G29	10965	244	387	G129	10215	244	437	G229	9465	244	487	G329	8715	244
288	C21A	8925	-409	338	G31	10950	389	388	G131	10200	389	438	G231	9450	389	488	G331	8700	389
289	C21A	8995	-409	339	G33	10935	244	389	G133	10185	244	439	G233	9435	244	489	G333	8685	244
290	C21A	9065	-409	340	G35	10920	389	390	G135	10170	389	440	G235	9420	389	490	G335	8670	389
291	C21A	9135	-409	341	G37	10905	244	391	G137	10155	244	441	G237	9405	244	491	G337	8655	244
292	C21A	9205	-409	342	G39	10890	389	392	G139	10140	389	442	G239	9390	389	492	G339	8640	389
	C21A	9275	-409	343	G41	10875	244	393	G141	10125	244	443	G241	9375	244	493	G341	8625	244
	C21A	9345	-409	344	G43	10860	389	394	G143	10110	389	444	G243	9360	389	494	G343	8610	389
295	C21A	9415	-409	345	G45	10845	244	395	G145	10095	244	445	G245	9345	244	495	G345	8595	244
296	C22B	9485	-409	346	G47	10830	389	396	G147	10080	389	446	G247	9330	389	496	G347	8580	389
297	C22B	9555	-409	347	G49	10815	244	397	G149	10065	244	447	G249	9315	244	497	G349	8565	244
298	C22B	9625	-409	348	G51	10800	389	398	G151	10050	389	448	G251	9300	389	498	G351	8550	389
299	C22B	9695	-409	349	G53	10785	244	399	G153	10035	244	449	G253	9285	244	499	G353	8535	244
300	C22B	9765	-409	350	G55	10770	389	400	G155	10020	389	450	G255	9270	389	500	G355	8520	389



T						1		F		l		<u> </u>				T	1	l	1 1
No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ
501	G357	8505	244	551	G457	7755	244	601	S926	6855	244	651	S876	6105	244	701	S826	5355	244
502	G359	8490	389	552	G459	7740	389	602	S925	6840	389	652	S875	6090	389	702	S825	5340	389
503	G361	8475	244	553	G461	7725	244	603	S924	6825	244	653	S874	6075	244	703	S824	5325	244
504	G363	8460	389	554	G463	7710	389	604	S923	6810	389	654	S873	6060	389	704	S823	5310	389
505	G365	8445	244	555	G465	7695	244	605	S922	6795	244	655	S872	6045	244	705	S822	5295	244
506	G367	8430	389	556	G467	7680	389	606	S921	6780	389	656	S871	6030	389	706	S821	5280	389
507	G369	8415	244	557	G469	7665	244	607	S920	6765	244	657	S870	6015	244	707	S820	5265	244
508	G371	8400	389	558	G471	7650	389	608	S919	6750	389	658	S869	6000	389	708	S819	5250	389
509	G373	8385	244	559	G473	7635	244	609	S918	6735	244	659	S868	5985	244	709	S818	5235	244
510	G375	8370	389	560	G475	7620	389	610	S917	6720	389	660	S867	5970	389	710	S817	5220	389
511	G377	8355	244	561	G477	7605	244	611	S916	6705	244	661	S866	5955	244	711	S816	5205	244
512	G379	8340	389	562	G479	7590	389	612	S915	6690	389	662	S865	5940	389	712	S815	5190	389
513	G381	8325	244	563	DUMMY	7575	244	613	S914	6675	244	663	S864	5925	244	713	S814	5175	244
514	G383	8310	389	564	DUMMY	7560	389	614	S913	6660	389	664	S863	5910	389	714	S813	5160	389
515	G385	8295	244	565	DUMMY	7395	244	615	S912	6645	244	665	S862	5895	244	715	S812	5145	244
516	G387	8280	389	566	DUMMY	7380	389	616	S911	6630	389	666	S861	5880	389	716	S811	5130	389
517	G389	8265	244	567	S960	7365	244	617	S910	6615	244	667	S860	5865	244	717	S810	5115	244
518	G391	8250	389	568	S959	7350	389	618	S909	6600	389	668	S859	5850	389	718	S809	5100	389
519	G393	8235	244	569	S958	7335	244	619	S908	6585	244	669	S858	5835	244	719	S808	5085	244
520	G395	8220	389	570	S957	7320	389	620	S907	6570	389	670	S857	5820	389	720	S807	5070	389
521	G397	8205	244	571	S956	7305	244	621	S906	6555	244	671	S856	5805	244	721	S806	5055	244
522	G399	8190	389	572	S955	7290	389	622	S905	6540	389	672	S855	5790	389	722	S805	5040	389
523	G401	8175	244	573	S954	7275	244	623	S904	6525	244	673	S854	5775	244	723	S804	5025	244
524	G403	8160	389	574	S953	7260	389	624	S903	6510	389	674	S853	5760	389	724	S803	5010	389
525	G405	8145	244	575	S952	7245	244	625	S902	6495	244	675	S852	5745	244	725	S802	4995	244
526	G407	8130	389	576	S951	7230	389	626	S901	6480	389	676	S851	5730	389	726	S801	4980	389
527	G409	8115	244	577	S950	7215	244	627	S900	6465	244	677	S850	5715	244	727	S800	4965	244
528	G411	8100	389	578	S949	7200	389	628	S899	6450	389	678	S849	5700	389	728	S799	4950	389
529	G413	8085	244	579	S948	7185	244	629	S898	6435	244	679	S848	5685	244	729	S798	4935	244
530	G415	8070	389	580	S947	7170	389	630	S897	6420	389	680	S847	5670	389	730	S797	4920	389
531	G417	8055	244	581	S946	7155	244	631	S896	6405	244	681	S846	5655	244	731	S796	4905	244
532	G417	8040	389	582	S945	7140	389	632	S895	6390	389	682	S845	5640	389	732	S795	4890	389
533	G421	8025	244	583	S944	7125	244	633	S894	6375	244	683	S844	5625	244	733	S794	4875	244
534	G423	8010	389	584	S943	7110	389	634	S893	6360	389	684	S843	5610	389	734	S793	4860	389
535 536	G425 G427	7995 7980	389	585 586	S942 S941	7095 7080	389	635	S892 S891	6345 6330	389	685	S842 S841	5595 5580	389	735 736	S792 S791	4845 4830	389
												686							
537	G429	7965	244	587	S940	7065	244	637	S890	6315	244	687	S840	5565	244	737	S790	4815	244
538	G431	7950	389	588	S939	7050	389	638	S889	6300	389	688	S839	5550	389	738	S789	4800	389
539	G433	7935	244	589	S938	7035	244	639	S888	6285	244	689	S838	5535	244	739	S788	4785	244
540	G435	7920	389	590	S937	7020	389	640	S887	6270	389	690	S837	5520	389	740	S787	4770	389
541	G437	7905	244	591	S936	7005	244	641	S886	6255	244	691	S836	5505	244	741	S786	4755	244
542	G439	7890	389	592	S935	6990	389	642	S885	6240	389	692	S835	5490	389	742	S785	4740	389
543	G441	7875	244	593	S934	6975	244	643	S884	6225	244	693	S834	5475	244	743	S784	4725	244
544	G443	7860	389	594	S933	6960	389	644	S883	6210	389	694	S833	5460	389	744	S783	4710	389
545	G445	7845	244	595	S932	6945	244	645	S882	6195	244	695	S832	5445	244	745	S782	4695	244
546	G447	7830	389	596	S931	6930	389	646	S881	6180	389	696	S831	5430	389	746	S781	4680	389
547	G449	7815	244	597	S930	6915	244	647	S880	6165	244	697	S830	5415	244	747	S780	4665	244
548	G451	7800	389	598	S929	6900	389	648	S879	6150	389	698	S829	5400	389	748	S779	4650	389
549	G453	7785	244	599	S928	6885	244	649	S878	6135	244	699	S828	5385	244	749	S778	4635	244
550	G455	7770	389	600	S927	6870	389	650	S877	6120	389	700	S827	5370	389	750	S777	4620	389





	-								•				1				1		
No.	Name	Х	Υ	No.	Name	Х	Υ												
751	S776	4605	244	801	S726	3855	244	851	S676	3105	244	901	S626	2355	244	951	S576	1605	244
752	S775	4590	389	802	S725	3840	389	852	S675	3090	389	902	S625	2340	389	952	S575	1590	389
753	S774	4575	244	803	S724	3825	244	853	S674	3075	244	903	S624	2325	244	953	S574	1575	244
754	S773	4560	389	804	S723	3810	389	854	S673	3060	389	904	S623	2310	389	954	S573	1560	389
755	S772	4545	244	805	S722	3795	244	855	S672	3045	244	905	S622	2295	244	955	S572	1545	244
756	S771	4530	389	806	S721	3780	389	856	S671	3030	389	906	S621	2280	389	956	S571	1530	389
757	S770	4515	244	807	S720	3765	244	857	S670	3015	244	907	S620	2265	244	957	S570	1515	244
758	S769	4500	389	808	S719	3750	389	858	S669	3000	389	908	S619	2250	389	958	S569	1500	389
759	S768	4485	244	809	S718	3735	244	859	S668	2985	244	909	S618	2235	244	959	S568	1485	244
760	S767	4470	389	810	S717	3720	389	860	S667	2970	389	910	S617	2220	389	960	S567	1470	389
761	S766	4455	244	811	S716	3705	244	861	S666	2955	244	911	S616	2205	244	961	S566	1455	244
762	S765	4440	389	812	S715	3690	389	862	S665	2940	389	912	S615	2190	389	962	S565	1440	389
763	S764	4425	244	813	S714	3675	244	863	S664	2925	244	913	S614	2175	244	963	S564	1425	244
764	S763	4410	389	814	S713	3660	389	864	S663	2910	389	914	S613	2160	389	964	S563	1410	389
765	S762	4395	244	815	S712	3645	244	865	S662	2895	244	915	S612	2145	244	965	S562	1395	244
766	S761	4380	389	816	S711	3630	389	866	S661	2880	389	916	S611	2130	389	966	S561	1380	389
767	S760	4365	244	817	S710	3615	244	867	S660	2865	244	917	S610	2115	244	967	S560	1365	244
768	S759	4350	389	818	S709	3600	389	868	S659	2850	389	918	S609	2100	389	968	S559	1350	389
769	S758	4335	244	819	S708	3585	244	869	S658	2835	244	919	S608	2085	244	969	S558	1335	244
770	S757	4320	389	820	S707	3570	389	870	S657	2820	389	920	S607	2070	389	970	S557	1320	389
771	S756	4305	244	821	S706	3555	244	871	S656	2805	244	921	S606	2055	244	971	S556	1305	244
772	S755	4290	389	822	S705	3540	389	872	S655	2790	389	922	S605	2040	389	972	S555	1290	389
773	S754	4275	244	823	S704	3525	244	873	S654	2775	244	923	S604	2025	244	973	S554	1275	244
774	S753	4260	389	824	S703	3510	389	874	S653	2760	389	924	S603	2010	389	974	S553	1260	389
775	S752	4245	244	825	S702	3495	244	875	S652	2745	244	925	S602	1995	244	975	S552	1245	244
												926				976			
776	S751	4230	389	826	S701	3480	389	876	S651	2730	389		S601	1980	389		S551	1230	389
777	S750	4215	244	827	S700	3465	244	877	S650	2715	244	927	S600	1965	244	977	S550	1215	244
778	S749	4200	389	828	S699	3450	389	878	S649	2700	389	928	S599	1950	389	978	S549	1200	389
779	S748	4185	244	829	S698	3435	244	879	S648	2685	244	929	S598	1935	244	979	S548	1185	244
780	S747	4170	389	830	S697	3420	389	880	S647	2670	389	930	S597	1920	389	980	S547	1170	389
781	S746	4155	244	831	S696	3405	244	881	S646	2655	244	931	S596	1905	244	981	S546	1155	244
782	S745	4140	389	832	S695	3390	389	882	S645	2640	389	932	S595	1890	389	982	S545	1140	389
783	S744	4125	244	833	S694	3375	244	883	S644	2625	244	933	S594	1875	244	983	S544	1125	244
784	S743	4110	389	834	S693	3360	389	884	S643	2610	389	934	S593	1860	389	984	S543	1110	389
785	S742	4095	244	835	S692	3345	244	885	S642	2595	244	935	S592	1845	244	985	S542	1095	244
786	S741	4080	389	836	S691	3330	389	886	S641	2580	389	936	S591	1830		986	S541	1080	389
787	S740	4065	244	837	S690	3315	244	887	S640	2565	244	937	S590	1815		987	S540	1065	244
788	S739	4050	389	838	S689	3300	389	888	S639	2550	389	938	S589	1800		988	S539	1050	389
789	S738	4035	244	839	S688	3285	244	889	S638	2535	244	939	S588	1785		989	S538	1035	244
790	S737	4020	389	840	S687	3270	389	890	S637	2520	389	940	S587	1770		990	S537	1020	389
791	S736	4005	244	841	S686	3255	244	891	S636	2505	244	941	S586	1755	244	991	S536	1005	244
792	S735	3990	389	842	S685	3240	389	892	S635	2490	389	942	S585	1740	389	992	S535	990	389
793	S734	3975	244	843	S684	3225	244	893	S634	2475	244	943	S584	1725		993	S534	975	244
794	S733	3960	389	844	S683	3210	389	894	S633	2460	389	944	S583	1710	389	994	S533	960	389
795	S732	3945	244	845	S682	3195	244	895	S632	2445	244	945	S582	1695	244	995	S532	945	244
796	S731	3930	389	846	S681	3180	389	896	S631	2430	389	946	S581	1680	389	996	S531	930	389
797	S730	3915	244	847	S680	3165	244	897	S630	2415	244	947	S580	1665	244	997	S530	915	244
798	S729	3900	389	848	S679	3150	389	898	S629	2400	389	948	S579	1650	389	998	S529	900	389
799	S728	3885	244	849	S678	3135	244	899	S628	2385	244	949	S578	1635	244	999	S528	885	244
800	S727	3870	389	850	S677	3120	389	900	S627	2370	389	950	S577	1620	389	1000	S527	870	389



1					1	ı			l				1	l			1	ı	т -
No.	Name	Χ	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ	No.	Name	Х	Υ
1001	S526	855	244	1051	S480	-180	389	1101	S430	-930	389	1151	S380	-1680	389	1201	S330	-2430	389
1002	S525	840	389	1052	S479	-195	244	1102	S429	-945	244	1152	S379	-1695	244	1202	S329	-2445	244
1003	S524	825	244	1053	S478	-210	389	1103	S428	-960	389	1153	S378	-1710	389	1203	S328	-2460	389
1004	S523	810	389	1054	S477	-225	244	1104	S427	-975	244	1154	S377	-1725	244	1204	S327	-2475	244
1005	S522	795	244	1055	S476	-240	389	1105	S426	-990	389	1155	S376	-1740	389	1205	S326	-2490	389
1006	S521	780	389	1056	S475	-255	244	1106	S425	-1005	244	1156	S375	-1755	244	1206	S325	-2505	244
1007	S520	765	244	1057	S474	-270	389	1107	S424	-1020	389	1157	S374	-1770	389	1207	S324	-2520	389
1008	S519	750	389	1058	S473	-285	244	1108	S423	-1035	244	1158	S373	-1785	244	1208	S323	-2535	244
1009	S518	735	244	1059	S472	-300	389	1109	S422	-1050	389	1159	S372	-1800	389	1209	S322	-2550	389
1010	S517	720	389	1060	S471	-315	244	1110	S421	-1065	244	1160	S371	-1815	244	1210	S321	-2565	244
1011	S516	705	244	1061	S470	-330	389	1111	S420	-1080	389	1161	S370	-1830	389	1211	S320	-2580	389
1012	S515	690	389	1062	S469	-345	244	1112	S419	-1095	244	1162	S369	-1845	244	1212	S319	-2595	244
1013	S514	675	244	1063	S468	-360	389	1113	S418	-1110	389	1163	S368	-1860	389	1213	S318	-2610	389
1014	S513	660	389	1064	S467	-375	244	1114	S417	-1125	244	1164	S367	-1875	244	1214	S317	-2625	244
1015	S512	645	244	1065	S466	-390	389	1115	S416	-1140	389	1165	S366	-1890	389	1215	S316	-2640	389
1016	S511	630	389	1066	S465	-405	244	1116	S415	-1155	244	1166	S365	-1905	244	1216	S315	-2655	244
1017	S510	615	244	1067	S464	-420	389	1117	S414	-1170	389	1167	S364	-1920	389	1217	S314	-2670	389
1018	S509	600	389	1068	S463	-435	244	1118	S413	-1185	244	1168	S363	-1935	244	1218	S313	-2685	244
1019	S508	585	244	1069	S462	-450	389	1119	S412	-1200	389	1169	S362	-1950	389	1219	S312	-2700	389
1020	S507	570	389	1070	S461	-465	244	1120	S411	-1215	244	1170	S361	-1965	244	1220	S311	-2715	244
1021	S506	555	244	1071	S460	-480	389	1121	S410	-1230	389	1171	S360	-1980	389	1221	S310	-2730	389
1022	S505	540	389	1072	S459	-495	244	1122	S409	-1245	244	1172	S359	-1995	244	1222	S309	-2745	244
1023	S504	525	244	1073	S458	-510	389	1123	S408	-1260	389	1173	S358	-2010	389	1223	S308	-2760	389
1024	S503	510	389	1074	S457	-525	244	1124	S407	-1275	244	1174	S357	-2025	244	1224	S307	-2775	244
1025	S502	495	244	1075	S456	-540	389	1125	S406	-1290	389	1175	S356	-2040	389	1225	S306	-2790	389
1026	S501	480	389	1076	S455	-555	244	1126	S405	-1305	244	1176	S355	-2055	244	1226	S305	-2805	244
1027	S500	465	244	1077	S454	-570	389	1127	S404	-1320	389	1177	S354	-2070	389	1227	S304	-2820	389
1028	S499	450	389	1078	S453	-585	244	1128	S403	-1335	244	1178	S353	-2085	244	1228	S303	-2835	244
1029	S498	435	244	1079	S452	-600	389	1129	S402	-1350	389	1179	S352	-2100	389	1229	S302	-2850	389
1030	S497	420	389	1080	S451	-615	244	1130	S401	-1365	244	1180	S351	-2115	244	1230	S301	-2865	244
1031	S496	405	244	1081	S450	-630	389	1131	S400	-1380	389	1181	S350	-2130	389	1231	S300	-2880	389
1032	S495	390	389	1082	S449	-645	244	1132	S399	-1395	244	1182	S349	-2145	244	1232	S299	-2895	244
1033	S494	375	244	1083	S448	-660	389	1133	S398	-1410	389	1183	S348	-2160	389	1233	S298	-2910	389
1034	S493	360	389	1084	S447	-675	244	1134	S397	-1425	244	1184	S347	-2175	244	1234	S297	-2925	244
1035	S492	345	244	1085	S446	-690	389	1135	S396	-1440	389	1185	S346	-2190	389	1235	S296	-2940	389
1036	S491	330	389	1086	S445	-705	244	1136	S395	-1455	244	1186	S345	-2205	244	1236	S295	-2955	244
1037	S490	315	244	1087	S444	-720	389	1137	S394	-1470	389	1187	S344	-2220	389	1237	S294	-2970	389
1038	S489	300	389	1088	S443	-735	244	1138	S393	-1485	244	1188	S343	-2235	244	1238	S293	-2985	244
1039	S488	285	244	1089	S442	-750	389	1139	S392	-1500	389	1189	S342	-2250	389	1239	S292	-3000	389
1040	S487	270	389	1090	S441	-765	244	1140	S391	-1515	244	1190	S341	-2265	244	1240	S291	-3015	244
1041	S486	255	244	1091	S440	-780	389	1141	S390	-1530	389	1191	S340	-2280	389	1241	S290	-3030	389
1042	S485	240	389	1092	S439	-795	244	1142	S389	-1545	244	1192	S339	-2295	244	1242	S289	-3045	244
1043	S484	225	244	1093	S438	-810	389	1143	S388	-1560	389	1193	S338	-2310	389	1243	S288	-3060	389
1044	S483	210	389	1094	S437	-825	244	1144	S387	-1575	244	1194	S337	-2325	244	1244	S287	-3075	244
1045	S482	195	244	1095	S436	-840	389	1145	S386	-1590	389	1195	S336	-2340	389	1245	S286	-3090	389
1046	S481	180	389	1096	S435	-855	244	1146	S385	-1605	244	1196	S335	-2355	244	1246	S285	-3105	244
1047	V1T	165	244	1097	S434	-870	389	1147	S384	-1620	389	1197	S334	-2370	389	1247	S284	-3120	389
1048	DUMMY	150	389	1098	S433	-885	244	1148	S383	-1635	244	1198	S333	-2385	244	1248	S283	-3135	244
1049	DUMMY	-150	389	1099	S432	-900	389	1149	S382	-1650	389	1199	S332	-2400	389	1249	S282	-3150	389
1050	V62T	-165	244	1100	S431	-915	244	1150	S381	-1665	244	1200	S331	-2415	244	1250	S281	-3165	244



1255 1276 1315 244 1316 1326 249 1395 244 1395 1370 4895 244 1402 1318 4440 389 4450 4450 44							1													
1555 1576 246 246 262 2626 244 136 2576 244 258 2576 2421 258 2576 2310 289 1303 5228 3990 389 1305 5787 244 1364 1372 2472 244 244 2454 2456 2457 2475 244 2454 2454 2454 2458 2458	No.	Name	Χ	Υ	No.	Name	Х	Υ	No.	Name	Χ	Υ	No.	Name	Х	Υ	No.	Name	Χ	Υ
1256 1277 1276 1277 1276 1277 1276 1277 1276 1277	1251	S280	-3180	389	1301	S230	-3930	389	1351	S180	-4680	389	1401	S130	-5430	389	1451	S80	-6180	389
	1252	S279	-3195	244	1302	S229	-3945	244	1352	S179	-4695	244	1402	S129	-5445	244	1452	S79	-6195	244
1256 1276 1287	1253	S278	-3210	389	1303	S228	-3960	389	1353	S178	-4710	389	1403	S128	-5460	389	1453	S78	-6210	389
1256 1274 1270 2380 3980 3990 3282 4090 3980	1254	S277	-3225	244	1304	S227	-3975	244	1354	S177	-4725	244	1404	S127	-5475	244	1454	S77	-6225	244
1257 S274 3270 386	1255	S276	-3240	389	1305	S226	-3990	389	1355	S176	-4740	389	1405	S126	-5490	389	1455	S76	-6240	389
1256 1272 1300 330 330 330 330 330 330 330 330 330 330 330 330 330 331 324 330 330 331 324 330 330 331 324 330 330 331 324 330 330 331 324 330 330 331 324 330 330 331 324 330 330 331 324 330 330 331 324 330 330 331 324 330 330 331 3210 3410 332 330 330 331 3210 3410 332 330 330 331 3210 3410 332 330 330 331 3210 3410 332 330 330 331 3210 3410 332 330 330 330 330 331 3210 3410 330 330 330 330 330 331 3210 3410 330 330 330 330 330 330 331 3210 3410 330 330 330 330 330 331 3210 3410 330 3	1256	S275	-3255	244	1306	S225	-4005	244	1356	S175	-4755	244	1406	S125	-5505	244	1456	S75	-6255	244
1259 1272 3300 386	1257	S274	-3270	389	1307	S224	-4020	389	1357	S174	-4770	389	1407	S124	-5520	389	1457	S74	-6270	389
1260 S271 -3315 244 1310 S221 -4065 244 1360 S171 -4815 244 1410 S121 -5565 244 1460 S71 -8315 244 1262 S326 -3360 389 1311 S220 -4080 389 1361 S170 -4830 389 1411 S120 -5580 389 1461 S70 -5830 -	1258	S273	-3285	244	1308	S223	-4035	244	1358	S173	-4785	244	1408	S123	-5535	244	1458	S73	-6285	244
1261 S270 -3330 389	1259	S272	-3300	389	1309	S222	-4050	389	1359	S172	-4800	389	1409	S122	-5550	389	1459	S72	-6300	389
1262 S269 -3345 244 1312 S219 -4095 244 1362 S169 -4845 244 1412 S119 -5595 244 1462 S69 -6345 244 1263 S268 -3360 389 1313 S218 -4110 389 1363 S168 -4860 389 1413 S118 -5610 389 1463 S68 -6350 389 1265 S266 -3390 389 1315 S216 -4140 389 1365 S166 -4890 389 1415 S116 -5640 389 1465 S66 -6330 389 1266 S265 -3405 244 1316 S215 -4155 244 1366 S165 -4905 244 1416 S115 -5655 244 1466 S67 6-405 244 1267 S264 -3420 389 3177 S214 -4170 389 367 S164 -4895 389 1415 S116 -5655 244 1466 S65 -6405 244 1268 S263 -3495 244 1318 S213 -4185 244 1368 S163 -4895 244 1416 S115 -5655 244 1466 S65 -6405 244 1269 S262 -3450 389 3139 S212 -4200 389 389 S162 -4895 389 1417 S114 -5670 389 1467 S64 -6460 389 1270 S261 -3465 244 1322 S210 -4220 389 389 S161 -4865 389 3419 S112 -5700 389 1469 S62 -6450 389 1271 S261 -3465 244 1322 S209 -4245 244 1370 S161 -4865 244 1422 S109 -5745 244 1472 S69 -6465 244 1273 S256 -3510 389 1321 S210 -4220 389 1371 S160 -4860 389 1423 S108 -5760 389 1477 S60 -6465 244 1273 S256 -3510 389 1325 S206 -4260 389 1371 S156 -5040 389 1425 S106 -5760 389 1477 S60 -6465 244 1274 S257 -3555 244 1328 S200 -4220 389 1371 S156 -5040 389 1425 S106 -5760 389 1475 S56 -6540 389 1276 S255 -3550 S44 1328 S200 -4260 389 1371 S156 -5040 389 1425 S106 -5760 389 1475 S56 -6540 389 1276 S255 -3550 S44 1328 S200 -4260 389 1371 S156 -5040 389 1425 S106 -5760 389 1475 S56 -6540 389 1276 S255 -3555 S44 1328 S200 -4260 389 1375 S156 -5040 389 1425 S106 -57	1260	S271	-3315	244	1310	S221	-4065	244	1360	S171	-4815	244	1410	S121	-5565	244	1460	S71	-6315	244
1263 S268 -3360 389 1313 S218 -4110 389 1363 S168 -4860 389 1413 S118 -5610 389 1463 S68 -6360 389 1264 S267 -3375 244 1314 S217 -4125 244 1364 S167 -4875 244 1414 S117 -5625 244 1464 S67 -8375 244 1265 S266 -3390 389 3151 S216 -4140 389 3865 S166 -4880 389 381 1415 S116 -5664 389 1465 S66 6-8390 389 1266 S265 -3405 244 1316 S215 -4155 244 1366 S165 -4905 244 1416 S115 -5655 244 1466 S65 -6405 244 1267 S264 -3420 389 1317 S214 -4170 389 387 S164 -4820 389 1417 S114 -5670 389 1467 S64 -6420 389 1268 S263 -3453 S244 1318 S213 -4165 244 1368 S162 -4850 389 1417 S114 -5670 389 1467 S64 -6420 389 1268 S263 -3450 389 1319 S212 -4200 389 1389 S162 -4850 389 1417 S114 -5670 389 1469 S62 -6450 389 1270 S261 -3465 244 1320 S211 -4215 244 1370 S161 -4865 244 1420 S111 -5715 244 1470 S61 -6465 244 1271 S260 -3460 389 1321 S210 -4230 389 1371 S160 -4880 389 1421 S110 -5730 389 1477 S60 -6480 389 1273 S259 -3459 349 1323 S208 -4260 389 1373 S156 -5010 389 1422 S108 -5745 244 1472 S56 -6560 389 1274 S257 -3525 244 1324 S207 -4275 244 1376 S156 -5010 389 1422 S108 -5745 244 1472 S56 -6560 3480 389 1325 S208 -4280 389 1373 S156 -5010 389 1422 S108 -5745 244 1472 S56 -6565 244 1466 S655 -4665 244 1366 S255 -3555 244 1368 S201 -4350 S484 1376 S156 -5010 389 1422 S108 -5745 244 1472 S57 -6525 244 1275 S256 -3565 244 1368 S201 -4350 S484 1376 S156 -5010 389 1422 S108 -5756 389 1477 S56 -6560 389 1327 S204 -4320 389 1377 S156 -5010 389 1422 S108 -5776 244	1261	S270	-3330	389	1311	S220	-4080	389	1361	S170	-4830	389	1411	S120	-5580	389	1461	S70	-6330	389
1264 S267 -3376 244 1314 S217 -4125 244 1364 S167 -4875 244 1414 S117 -5625 244 1464 S67 -6375 244 1265 S266 -3390 389 1315 S216 -4140 389 1365 S166 -4890 389 1415 S116 -5640 389 1465 S66 -6390 389 1267 S264 -3420 389 1317 S214 -4170 389 1367 S164 -4820 389 1415 S116 -5655 244 1466 S65 -6405 244 1267 S264 -3420 389 1317 S214 -4170 389 1367 S164 -4820 389 1417 S114 -5675 244 1466 S65 -6405 244 1268 S263 -3450 349 1318 S213 -4185 244 1368 S163 -4395 244 1418 S113 -5665 244 1468 S63 -6435 244 1269 S262 -3450 389 1319 S212 -4200 389 369 S162 -4850 389 389 1415 S112 -5700 389 1465 S64 -6420 389 1270 S261 -3465 244 1320 S211 -4215 244 1370 S161 -4865 244 1420 S111 -5715 244 1470 S61 -6465 244 1271 S260 -3480 389 321 S210 -4230 389 371 S160 -4980 389 421 S110 -5730 389 471 S60 -6480 389 1273 S253 -3495 244 1324 S207 -4275 244 1376 S157 -5025 244 1422 S109 -5746 389 1473 S58 -6451 348 1273 S264 -3450 389 1325 S206 -4290 389 1375 S165 -5040 389 1425 S106 -5766 389 1475 S56 -6540 389 1276 S255 -3555 244 1324 S207 -4275 244 1376 S155 -5055 244 1426 S105 -5790 389 1477 S56 -6540 389 1278 S252 -3600 389 1327 S204 -4330 389 1377 S154 -5070 389 1425 S106 -5769 389 1477 S56 -6540 389 1278 S252 -3600 389 1327 S204 -4330 389 1377 S154 -5070 389 1425 S106 -5790 389 1477 S56 -6540 389 1278 S252 -3600 389 1331 S200 -4330 389 1377 S154 -5070 389 1425 S106 -5790 389 1475 S56 -6540 389 1285 S256 -3650 389 1331 S200 -4330 389 1331 S200 -4330 389 1331 S200	1262	S269	-3345	244	1312	S219	-4095	244	1362	S169	-4845	244	1412	S119	-5595	244	1462	S69	-6345	244
1265 S266 3390 389 1315 S216 4140 389 1365 S166 4890 389 1415 S116 5660 389 1465 S66 6390 389 1265 S265 3405 244 1316 S215 4155 244 1366 S165 4805 244 1416 S115 5655 244 1466 S65 6405 244 1268 S263 3435 244 1318 S213 4185 244 1386 S163 4893 244 1418 S113 5685 244 1468 S63 6435 244 1268 S262 3450 389 1319 S212 4200 389 1369 S162 4950 389 1419 S112 5700 389 1469 S62 6450 389 1270 S261 3465 244 1320 S211 4215 244 1370 S161 4865 244 1420 S111 5715 244 1470 S61 6465 244 1271 S260 3480 389 1312 S210 4220 389 1373 S163 4898 244 1422 S109 5745 244 1470 S61 6465 244 1273 S268 3510 389 1323 S268 4260 389 1375 S169 4998 244 1422 S109 5745 244 1472 S59 6495 244 1275 S265 3340 389 1324 S207 4275 244 1376 S165 5040 389 1425 S106 5790 389 1473 S586 5404 389 1275 S265 3540 389 1325 S206 4305 244 1376 S155 5040 389 1425 S106 5790 389 1475 S56 6550 244 1273 S268 3510 389 1327 S204 4320 389 1376 S156 5040 389 1429 S106 5790 389 1477 S56 6555 244 1278 S252 3600 389 1327 S204 4320 389 1376 S155 5055 244 1428 S105 5805 389 1477 S56 6555 244 1281 S250 3630 389 1337 S150 S150 S150 S405 444 4428 S107 S850 389 1477 S56 6555 244 1281 S250 3630 389 1337 S150 S150 S150 S405 S405 S405 S404 S405 S	1263	S268	-3360	389	1313	S218	-4110	389	1363	S168	-4860	389	1413	S118	-5610	389	1463	S68	-6360	389
1266 S265 3405 244 1316 S215 4155 244 1366 S165 4905 244 1416 S115 5655 244 1466 S65 6405 244 1268 S263 3435 244 1318 S213 4185 244 1368 S163 4935 244 1418 S114 5670 389 1467 S68 6420 348 1269 S262 3450 389 1319 S212 4200 389 1369 S162 4850 389 1419 S112 5700 389 1469 S62 6465 348 1271 S260 3480 349 349 321 S210 4230 389 1371 S160 4895 349 1420 S111 5715 244 1470 S61 6465 244 1271 S260 3480 389 1321 S210 4230 389 1372 S160 4895 349 1422 S109 5745 244 1472 S60 6465 348 1272 S263 3485 244 1322 S269 4245 244 322 S195 5745 244 1472 S60 4860 389 1272 S258 3510 389 1321 S226 3420 389 1373 S158 5010 389 1423 S108 5760 389 1473 S56 5651 244 1273 S258 3550 S244 1324 S207 4275 244 1376 S155 5055 244 1426 S107 5775 244 1474 S57 5655 5244 1275 S256 3555 244 1326 S205 4390 389 1377 S156 5005 S244 1426 S107 5775 244 1476 S56 6540 389 1276 S255 3555 244 1328 S203 4335 S44 1376 S155 5055 244 1426 S107 5775 244 1476 S56 6555 244 1279 S254 3570 389 1327 S204 4320 389 1377 S154 5070 389 1425 S106 5790 389 1477 S56 6555 244 1279 S254 3570 389 1327 S204 4320 389 1377 S154 5070 389 1425 S106 5805 244 1478 S57 5655 244 1279 S254 3570 389 1331 S206 4390 389 1377 S154 5070 389 1425 S106 5805 244 1478 S57 5655 244 1279 S254 3570 389 1331 S29 S202 4355 344 1336 S155 5055 244 1426 S107 5805 244 1478 S57 5655 244 1279 S254 3570 389 1331 S29 S202 4355 344 1338 S136 S154 S155 S055 S244 1436 S107 S56 S655 244 1278 S56 S565 244 1278 S56 S565 3	1264	S267	-3375	244	1314	S217	-4125	244	1364	S167	-4875	244	1414	S117	-5625	244	1464	S67	-6375	244
1267 S264 -3420 389 1317 S214 -4170 389 1367 S164 -4920 389 1417 S114 -5670 389 1467 S64 -6420 389 1268 S263 -3435 244 1318 S213 -4185 244 1368 S163 -4935 244 1418 S113 -5685 244 1468 S63 -6450 244 1270 S261 -3465 244 1320 S211 -4215 244 1370 S161 -4965 244 1420 S111 -5715 244 1470 S61 -6465 244 1271 S260 -3480 389 321 S210 -4230 389 1371 S160 -4980 389 1421 S110 -5730 389 1471 S60 -6480 389 1272 S259 -3495 244 1322 S209 -4245 244 1372 S159 -4995 244 1422 S110 -5730 389 1471 S60 -6480 389 1272 S259 -3495 244 1322 S209 -4245 244 1372 S159 -4995 244 1422 S109 -5745 244 1472 S59 -6495 244 1273 S258 -3510 389 1323 S268 -4260 389 1373 S158 -5010 389 1423 S108 -5760 389 1473 S58 -6510 389 1276 S255 -3555 244 1324 S207 -4275 244 1374 S157 -5025 244 1424 S107 -5775 244 1474 S57 -6525 244 1277 S256 -3556 -3556 -3440 389 1325 S266 -4305 244 1376 S155 -5055 244 1426 S105 -5900 389 1475 S56 -6555 244 1277 S256 -355	1265	S266	-3390	389	1315	S216	-4140	389	1365	S166	-4890	389	1415	S116	-5640	389	1465	S66	-6390	389
1268 S263 -3435 244 1318 S213 -4185 244 1368 S163 -4935 244 1418 S113 -5665 244 1468 S63 -6435 244 1269 S262 -3450 389 1319 S212 -4200 389 1369 S162 -4950 389 1419 S112 -5700 389 1469 S62 -6450 389 1271 S260 -3480 389 1321 S210 -4223 389 1371 S161 -4965 244 1420 S111 -5715 244 1470 S61 -6465 244 1271 S260 -3480 389 1321 S210 -4223 389 1371 S160 -4980 389 1421 S110 -5730 389 1471 S60 -6480 389 1272 S259 -3495 244 1322 S209 -4245 244 1372 S159 -4995 244 1422 S109 -5745 244 1472 S59 -6495 244 1273 S258 -3510 889 1323 S208 -4265 244 1372 S159 -4995 244 1422 S109 -5745 244 1474 S57 -5525 244 1275 S259 -3455 S244 1324 S207 -4275 244 1374 S157 -5025 244 1424 S107 -5775 244 1474 S57 -5525 244 1275 S256 -3555 S244 1326 S206 -4290 389 1375 S156 -5040 389 1423 S108 -5760 389 1477 S56 -6555 244 1277 S254 -3570 389 1327 S204 -4320 389 1375 S156 -5040 389 1423 S106 -5760 389 1477 S56 -6555 244 1278 S253 -3565 244 1328 S203 -4335 389 1377 S154 -5070 389 1427 S104 -5820 389 1477 S54 -6570 389 1278 S252 -3600 389 1339 S202 -4350 389 1379 S152 -5100 389 1431 S100 -5860 389 1479 S52 -6660 389 1286 S249 -3645 244 1332 S199 -4395 244 1382 S149 -5145 244 1432 S99 -5895 244 1482 S49 -6645 244 1283 S250 -3630 389 1333 S198 -4410 389 1383 S149 -5145 244 1433 S99 -5965 244 1484 S77 -6675 244 1285 S246 -3690 389 1335 S196 -4440 389 1385 S146 -5190 389 1433 S89 -5910 389 1481 S50 -6630 389 1286 S243 -3755 244 1332 S199 -4350 389 1383 S144 -5150 389 1433 S89 -5	1266	S265	-3405	244	1316	S215	-4155	244	1366	S165	-4905	244	1416	S115	-5655	244	1466	S65	-6405	244
1269 S262 -3450 389 1319 S212 -4200 389 1369 S162 -4950 389 1419 S112 -5700 389 1469 S62 -6450 389 1270 S261 -3466 244 1320 S211 -4230 389 1371 S160 -4980 389 41410 S111 -5715 244 1470 S61 -6465 244 1272 S269 -3495 244 1322 S290 -4245 244 1372 S159 -4995 244 1422 S110 -5730 389 1471 S60 -6480 389 1272 S259 -3495 244 1322 S209 -4245 244 1372 S159 -4995 244 1422 S100 -5745 244 1472 S59 -6495 244 1273 S258 -3550 244 1323 S208 -4260 389 1373 S158 -5010 389 1423 S108 -5760 389 1473 S58 -6510 389 1274 S257 -3525 244 1324 S207 -4275 244 1374 S157 -5025 244 1424 S107 -5775 244 1474 S57 -6525 349 1276 S255 -3555 244 1326 S205 -4390 389 1375 S156 -5040 389 1425 S108 -5760 389 1476 S56 -6540 389 1278 S252 -3585 244 1328 S203 -4335 244 1376 S155 -5055 244 1428 S105 -5805 244 1476 S55 -6555 244 1228 S303 -3358 244 1328 S203 -4335 244 1379 S152 -5065 244 1428 S103 -5825 349 1476 S55 -6555 244 1228 S303 -3358 244 1328 S303 -3358 1379 S152 -5065 244 1428 S103 -5825 349 1476 S55 -6555 244 1478 S53 -6555 -6550 349 1476 S55 -6555 244 1328 S108 -5900 389 1477 S54 -6570 389 1427 S154 -5070 389 1427 S104 -5620 389 1477 S54 -6570 389 1282 S252 -3600 389 1331 S200 -4380 389 1391 S150 -5130 389 1427 S104 -5680 389 1478 S52 -6600 389 1282 S244 -3665 344 -328 S348 -3660 389 1333 S198 -4410 389 1381 S150 -5130 389 1433 S100 -5880 389 1481 S50 -6630 389 1282 S247 -3675 244 1338 S195 -4455 244 1386 S151 -5115 244 1330 S201 -5855 244 1484 S47 -6675 244 1288 S247	1267	S264	-3420	389	1317	S214	-4170	389	1367	S164	-4920	389	1417	S114	-5670	389	1467	S64	-6420	389
1270 S261 -3465 244 1320 S211 -4215 244 1370 S161 -4965 244 1420 S111 -5715 244 1470 S61 -6465 244 1271 S260 -3480 389 1321 S210 -4230 389 1371 S160 -4980 389 1421 S110 -5730 389 1471 S60 -6480 389 1273 S258 -3510 389 3132 S208 -4260 389 389 3137 S158 -5010 389 38	1268	S263	-3435	244	1318	S213	-4185	244	1368	S163	-4935	244	1418	S113	-5685	244	1468	S63	-6435	244
1271 S260 -3480 389 1321 S210 -4230 389 1371 S160 -4980 389 1421 S110 -5730 389 1471 S60 -6480 389 1272 S259 -3495 244 1322 S209 -4245 244 1372 S159 -4995 244 1422 S109 -5745 244 1472 S59 -6495 244 1273 S258 -3510 389 1323 S208 -4260 389 1373 S158 -5010 389 1423 S108 -5760 389 1473 S58 -6510 389 1275 S256 -3540 389 1325 S206 -4290 389 1375 S156 -5040 389 1425 S106 -5790 389 1475 S56 -6540 389 1276 S255 -3555 244 1326 S205 -4305 244 1374 S157 -5025 244 1426 S105 -6605 244 1476 S55 -6555 244 1277 S254 -3570 389 1327 S254 4320 389 1375 S156 -5040 389 1425 S106 -5790 389 1476 S56 -6555 244 1277 S254 -3570 389 1327 S254 -4320 389 1377 S154 -5070 389 1427 S104 -5820 389 1477 S54 -6570 389 1278 S252 -3600 389 1327 S252 -4350 389 1379 S155 -5065 244 1428 S103 -5855 389 1477 S54 -6570 389 1288 S253 -3585 244 1330 S201 -4365 244 1380 S151 -5115 244 1430 S151 -5665 244 1430 S151 -5615 244 1288 S264 -3660 389 1331 S200 -4380 389 1381 S150 -5130 389 1431 S100 -5860 389 1481 S50 -6630 389 1284 S247 -3675 244 1332 S199 -4395 244 1388 S145 -5160 389 1433 S98 -5910 389 1488 S46 -6600 389 1285 S246 -3660 389 1333 S198 -4410 389 1385 S146 -5160 389 1433 S98 -5910 389 1485 S46 -6600 389 1285 S246 -3660 389 1333 S196 -4440 389 1385 S146 -5160 389 1433 S98 -5910 389 1485 S46 -6600 389 1285 S246 -3660 389 1333 S196 -4440 389 1385 S146 -5160 389 1433 S98 -5910 389 1486 S46 -6600 389 1285 S246 -3660 389 1333 S196 -4440 389 1385 S146 -5160 389 1433 S98 -5910	1269	S262	-3450	389	1319	S212	-4200	389	1369	S162	-4950	389	1419	S112	-5700	389	1469	S62	-6450	389
1272 S259 -3495 244 1322 S209 -4245 244 1372 S159 -4995 244 1422 S109 -5745 244 1472 S59 -6495 244 1273 S258 -3510 389 1323 S208 4260 389 1373 S158 -5010 389 1423 S108 -5760 389 1473 S58 -6510 389 1274 S257 -3525 244 1324 S207 -4275 244 1374 S157 -5025 244 1424 S107 -5775 244 1474 S57 -6525 244 1275 S256 -3540 389 1325 S206 -4290 389 1375 S156 -5040 389 1425 S106 -5790 389 1475 S56 -6540 389 1276 S255 -3555 244 1326 S205 -4305 244 1376 S155 -5055 244 1426 S105 -5805 244 1476 S55 -6555 244 1277 S254 -3570 389 1327 S204 -4320 389 1377 S154 -5070 389 1427 S104 -5820 389 1477 S54 -6570 389 1278 S252 -3600 389 1327 S204 -4320 389 1379 S152 -5100 389 1429 S102 -5865 389 1477 S54 -6570 389 1280 S251 -3615 244 1330 S201 -4365 244 1380 S151 -5115 244 1430 S101 -5866 244 1480 S51 -6615 244 1285 S250 -3630 389 1331 S200 -4380 389 1381 S150 -5130 389 1431 S100 -5880 389 1481 S50 -6630 389 1284 S247 -3675 244 1332 S199 -4395 244 1382 S149 -5145 244 1432 S99 -5895 244 1488 S47 -6675 244 1285 S246 -3660 389 1333 S196 -4440 389 1383 S148 -5160 389 1433 S98 -5910 389 1481 S50 -6630 389 1284 S247 -3675 244 1336 S195 -4445 389 1385 S146 -5190 389 1433 S98 -5910 389 1483 S48 -6660 389 1286 S245 -3705 244 1336 S195 -4445 389 1385 S146 -5190 389 1433 S98 -5910 389 1488 S46 -6690 389 1286 S245 -3705 S244 1338 S195 -4455 244 1386 S145 -5205 S89 1437 S94 -5970 389 1488 S46 -6690 389 1286 S245 -3705 S244 1338 S195 -4455 S44 1388 S143 -5205 S44 1448 S87 -6055	1270	S261	-3465	244	1320	S211	-4215	244	1370	S161	-4965	244	1420	S111	-5715	244	1470	S61	-6465	244
1273 S258 -3510 389 1323 S208 -4260 389 1373 S158 -5010 389 1423 S108 -5760 389 1473 S58 -6510 389 1274 S257 -3525 244 1324 S207 -4275 244 1376 S157 -5025 244 1424 S107 -5775 244 1474 S57 -6525 244 1275 S256 -3540 389 1325 S206 -4290 389 1375 S156 -5040 389 1425 S106 -5790 389 1475 S56 -6540 389 1276 S255 -3555 244 1328 S202 -4305 244 1376 S155 -5055 244 1426 S105 -5805 244 1476 S55 -6555 244 1277 S254 -3570 389 1327 S204 -4320 389 3377 S154 -5075 389 1427 S104 -5820 389 1477 S54 -6570 389 1278 S253 -3585 244 1328 S203 -4335 244 1378 S153 -5085 244 1428 S103 -5835 244 1478 S53 -6585 244 1281 S250 -3630 389 1329 S202 -4350 389 1379 S152 -5100 389 1429 S102 -5850 389 1479 S52 -6600 389 1280 S251 -3615 244 1330 S201 -4365 244 1380 S151 -5115 244 1430 S101 -5865 244 1480 S51 -6615 244 1281 S250 -3645 244 1332 S199 -4395 244 1382 S146 -5130 389 1431 S100 -5880 389 1481 S50 -6630 389 1283 S248 -3660 389 1333 S198 -4410 389 1383 S148 -5145 244 1432 S99 -5995 244 1482 S49 -6645 244 1285 S246 -3690 389 1335 S196 -4440 389 1385 S146 -5190 389 1435 S96 -5940 389 1485 S46 -6690 389 1286 S245 -3705 244 1334 S197 -4425 244 1386 S145 -5250 389 1437 S94 -5970 389 1487 S44 -6720 389 1286 S242 -3750 389 1337 S194 -4470 389 1385 S146 -5190 389 1437 S94 -5970 389 1487 S44 -6720 389 1286 S242 -3750 389 1337 S194 -4470 389 1387 S144 -5250 389 1437 S94 -5970 389 1487 S44 -6720 389 1286 S241 -3765 244 1348 S197 -4455 244 1388 S135 -5355 244 1440 S81 -6015	1271	S260	-3480	389	1321	S210	-4230	389	1371	S160	-4980	389	1421	S110	-5730	389	1471	S60	-6480	389
1274 S257 -9525 244 1324 S207 -4275 244 1374 S157 -5025 244 1424 S107 -5775 244 1474 S57 -6525 244 1275 S256 -3540 389 1325 S266 -4290 389 1375 S156 -5040 389 1425 S106 -5790 389 1475 S56 -6540 389 1276 S255 -3555 244 1326 S205 -4305 244 1376 S155 -5055 244 1426 S105 -5805 244 1476 S55 -6555 244 1277 S254 -3570 389 1327 S204 -4320 389 1377 S154 -5070 389 1427 S104 -5820 389 1477 S54 -6570 389 1278 S253 -3585 244 1328 S202 -4320 389 1379 S152 -5100 389 1428 S103 -5835 244 1478 S53 -6585 244 1278 S252 -3600 389 1329 S202 -4350 389 1379 S152 -5100 389 1429 S102 -5850 389 1479 S52 -6600 389 1280 S251 -3615 244 1330 S201 -4365 244 1380 S151 -5115 244 1430 S101 -5865 244 1480 S51 -6615 244 1281 S250 -3630 389 1331 S200 -4380 389 1381 S150 -5130 389 1431 S100 -5880 389 1481 S50 -6630 389 1282 S249 -3645 244 1334 S197 -4425 244 1384 S147 -5175 244 1432 S99 -5895 244 1482 S49 -6645 244 1285 S246 -3680 389 1333 S196 -4440 389 1385 S146 -5190 389 1433 S98 -5910 389 1485 S46 -6660 389 1286 S245 -3705 244 1334 S197 -4425 244 1386 S145 -5205 244 1436 S95 -5955 244 1486 S45 -6705 244 1287 S244 -3720 389 1333 S196 -4440 389 1386 S145 -5205 244 1436 S95 -5955 244 1486 S45 -6705 244 1287 S244 -3750 389 1333 S196 -4440 389 1385 S146 -5190 389 1437 S94 -5970 389 1487 S44 -6720 389 1288 S242 -3750 389 1337 S194 -4470 389 1386 S145 -5205 244 1436 S95 -5955 244 1486 S45 -6705 244 1289 S244 -3750 389 1333 S196 -4440 389 1381 S140 -5280 389 1441 S90 -6003	1272	S259	-3495	244	1322	S209	-4245	244	1372	S159	-4995	244	1422	S109	-5745	244	1472	S59	-6495	244
1275 S256 -3540 389 1325 S206 -4290 389 1375 S156 -5040 389 1425 S106 -5790 389 1475 S56 -6540 389 1276 S255 -3555 244 1326 S205 -4305 244 1376 S155 -5055 244 1476 S55 -6555 244 1278 S253 -3585 244 1328 S203 -4335 244 1378 S153 -5085 244 1478 553 -6865 244 1279 S252 -3600 389 1331 S201 -4365 244 1380 S151 -5100 389 1430 S201 -4365 244 1380 S151 -5110 389 1431 S100 -5860 389 1481 550 -6800 389 1331 S200 -4383 389 1381 5150 -5130 389 1431 S100	1273	S258	-3510	389	1323	S208	-4260	389	1373	S158	-5010	389	1423	S108	-5760	389	1473	S58	-6510	389
1276 S255 .3555 244 1326 S205 -4305 244 1376 S155 -5055 244 1426 S105 -5805 244 1476 S55 -6555 244 1277 S254 -3570 389 1327 S204 -4320 389 1377 S154 -5070 389 1427 S104 -5820 389 1477 S54 -6570 389 1278 S253 -3585 244 1328 S203 -4355 389 1379 S152 -5100 389 1429 S102 -5850 389 1479 S52 -6600 389 1280 S251 -3615 244 1330 S201 -4386 244 1380 S151 -5115 244 1430 S101 -5865 244 1480 S51 -6615 244 1281 S252 -3603 389 1331 S200 -4380 389 1381	1274	S257	-3525	244	1324	S207	-4275	244	1374	S157	-5025	244	1424	S107	-5775	244	1474	S57	-6525	244
1277 S254 -3570 389	1275	S256	-3540	389	1325	S206	-4290	389	1375	S156	-5040	389	1425	S106	-5790	389	1475	S56	-6540	389
1278 S253 .3585 244 1328 S203 .4335 244 1378 S153 -5085 244 1428 S103 -5835 244 1478 S53 -6585 244 1279 S252 -3600 389 1329 S202 -4350 389 1379 S152 -5100 389 1429 S102 -5850 389 1479 S52 -6600 389 1280 S251 -3615 244 1330 S201 -4365 244 1380 S151 -5115 244 1430 S101 -5865 244 1480 S51 -6615 244 1281 S250 -3630 389 1331 S200 -4380 389 1381 S150 -5130 389 1431 S100 -5880 389 1481 S50 -6630 389 1282 S249 -3660 389 1333 S196 -444 389 1487	1276	S255	-3555	244	1326	S205	-4305	244	1376	S155	-5055	244	1426	S105	-5805	244	1476	S55	-6555	244
1279 S252 -3600 389 1329 S202 -4350 389 1379 S152 -5100 389 1429 S102 -5850 389 1479 S52 -6600 389 1280 S251 -3615 244 1330 S201 -4365 244 1380 S151 -5115 244 1430 S101 -5865 244 1480 S51 -6615 244 1281 S250 -3630 389 1331 S200 -4380 389 1381 S150 -5130 389 1431 S100 -5880 389 1481 S50 -6630 389 1282 S249 -3645 244 1332 S199 -4395 244 1382 S149 -5145 244 1432 S99 -5895 244 1482 S49 -6645 244 1283 S248 -3660 389 1335 S196 -4440 389 1385	1277	S254	-3570	389	1327	S204	-4320	389	1377	S154	-5070	389	1427	S104	-5820	389	1477	S54	-6570	389
1280 S251 -3615 244 1330 S201 -4365 244 1380 S151 -5115 244 1430 S101 -5865 244 1480 S51 -6615 244 1281 S250 -3630 389 1331 S200 -4380 389 1381 S150 -5130 389 1431 S100 -5880 389 1481 S50 -6630 389 1282 S249 -3645 244 1332 S199 -4395 244 1382 S149 -5145 244 1432 S99 -5895 244 1482 S49 -6645 244 1283 S248 -3660 389 1335 S196 -4440 389 1385 S146 -5190 389 1435 S96 -5940 389 1485 S46 -6690 389 1286 S245 -3705 244 1336 S195 -4455 244 1386	1278	S253	-3585	244	1328	S203	-4335	244	1378	S153	-5085	244	1428	S103	-5835	244	1478	S53	-6585	244
1281 S250 -3630 389 1331 S200 -4380 389 1381 S150 -5130 389 1431 S100 -5880 389 1481 S50 -6630 389 1282 S249 -3645 244 1332 S199 -4395 244 1382 S149 -5145 244 1432 S99 -5895 244 1482 S49 -6645 244 1283 S248 -3660 389 1333 S198 -4410 389 1383 S148 -5160 389 1433 S98 -5910 389 1483 S48 -6660 389 1284 S247 -3675 244 1335 S196 -4440 389 1385 S146 -5190 389 1435 S96 -5940 389 1485 S46 -6690 389 1286 S245 -3705 244 1336 S195 -4455 244 1386	1279	S252	-3600	389	1329	S202	-4350	389	1379	S152	-5100	389	1429	S102	-5850	389	1479	S52	-6600	389
1282 \$249 .3645 244 1332 \$199 .4395 244 1382 \$149 -5145 244 1432 \$99 -5895 244 1482 \$49 -6645 244 1283 \$248 .3660 389 1333 \$198 .4410 389 1383 \$148 -5160 389 1433 \$98 -5910 389 1483 \$44 -6660 389 1284 \$247 .3675 244 1334 \$197 .4425 244 1384 \$147 -5175 244 1434 \$97 -5925 244 1484 \$47 -6675 244 1285 \$246 -3690 389 1335 \$196 -4440 389 1385 \$146 -5190 389 1435 \$96 -5940 389 1485 \$46 -6690 389 1286 \$243 -3720 389 1337 \$194 -4470 389 1387 <	1280	S251	-3615	244	1330	S201	-4365	244	1380	S151	-5115	244	1430	S101	-5865	244	1480	S51	-6615	244
1283 S248 -3660 389 1333 S198 -4410 389 1383 S148 -5160 389 1433 S98 -5910 389 1483 S48 -6660 389 1284 S247 -3675 244 1334 S197 -4425 244 1384 S147 -5175 244 1434 S97 -5925 244 1484 S47 -6675 244 1285 S246 -3690 389 1335 S196 -4440 389 1385 S146 -5190 389 1435 S96 -5940 389 1485 S46 -6609 389 1286 S245 -3705 244 1338 S193 -4455 244 1386 S145 -5205 244 1436 S95 -5955 244 1486 S45 -6705 244 1289 S242 -3750 389 1331 S192 -4500 389 1342 <	1281	S250	-3630	389	1331	S200	-4380	389	1381	S150	-5130	389	1431	S100	-5880	389	1481	S50	-6630	389
1284 S247 -3675 244 1334 S197 -4425 244 1384 S147 -5175 244 1434 S97 -5925 244 1486 S47 -6675 244 1285 S246 -3690 389 1335 S196 -4440 389 1385 S146 -5190 389 1435 S96 -5940 389 1485 S46 -6690 389 1286 S245 -3705 244 1336 S195 -4455 244 1386 S145 -5205 244 1436 S95 -5955 244 1486 S45 -6705 244 1287 S244 -3720 389 1337 S194 -4470 389 1387 S144 -5220 389 1437 S94 -5970 389 1487 S44 -6720 389 1288 S242 -3750 389 1339 S192 -4500 389 1349 <	1282	S249	-3645	244	1332	S199	-4395	244	1382	S149	-5145	244	1432	S99	-5895	244	1482	S49	-6645	244
1285 S246 -3690 389 1335 S196 -4440 389 1385 S146 -5190 389 1435 S96 -5940 389 1485 S46 -6690 389 1286 S245 -3705 244 1336 S195 -4455 244 1386 S145 -5205 244 1436 S95 -5955 244 1486 S45 -6705 244 1287 S244 -3720 389 1337 S194 -4470 389 1387 S144 -5220 389 1437 S94 -5970 389 1487 S44 -6720 389 1288 S242 -3750 389 1339 S192 -4500 389 1389 S142 -5250 389 1439 S92 -6000 389 1489 S42 -6750 389 1290 S241 -3765 244 1340 S191 -4515 244 1390 <	1283	S248	-3660	389	1333	S198	-4410	389	1383	S148	-5160	389	1433	S98	-5910	389	1483	S48	-6660	389
1286 S245 -3705 244 1336 S195 -4455 244 1386 S145 -5205 244 1436 S95 -5955 244 1486 S45 -6705 244 1287 S244 -3720 389 1337 S194 -4470 389 1387 S144 -5220 389 1437 S94 -5970 389 1487 S44 -6720 389 1288 S243 -3735 244 1338 S193 -4485 244 1388 S143 -5235 244 1438 S93 -5985 244 1488 S43 -6735 244 1289 S242 -3750 389 1339 S192 -4500 389 1349 S141 -5250 389 1439 S92 -6000 389 1489 S42 -6750 389 1290 S240 -3780 389 1341 S190 -4530 389 1391 <	1284	S247	-3675	244	1334	S197	-4425	244	1384	S147	-5175	244	1434	S97	-5925	244	1484	S47	-6675	244
1287 S244 -3720 389 1337 S194 -4470 389 1387 S144 -5220 389 1437 S94 -5970 389 1487 S44 -6720 389 1288 S243 -3735 244 1338 S193 -4485 244 1388 S143 -5235 244 1438 S93 -5985 244 1488 S43 -6735 244 1289 S242 -3750 389 1339 S192 -4500 389 1389 S142 -5250 389 1439 S92 -6000 389 1489 S42 -6750 389 1290 S241 -3765 244 1340 S191 -4515 244 1390 S141 -5265 244 1440 S91 -6015 244 1490 S41 -6765 244 1291 S240 -3780 389 1341 S190 -4545 244 1392 <	1285	S246	-3690	389	1335	S196	-4440	389	1385	S146	-5190	389	1435	S96	-5940	389	1485	S46	-6690	389
1288 S243 -3735 244 1338 S193 -4485 244 1388 S143 -5235 244 1438 S93 -5985 244 1488 S43 -6735 244 1289 S242 -3750 389 1339 S192 -4500 389 1389 S142 -5250 389 1439 S92 -6000 389 1489 S42 -6750 389 1290 S241 -3765 244 1340 S191 -4515 244 1390 S141 -5265 244 1440 S91 -6015 244 1490 S41 -6765 244 1291 S240 -3780 389 1341 S190 -4545 244 1392 S139 -5295 244 1440 S91 -6015 244 1490 S41 -6765 244 1293 S239 -3795 244 1342 S189 -4545 244 1392 S139 -5295 244 1442 S89 -6045 244 1492 S39	1286	S245	-3705	244	1336	S195	-4455	244	1386	S145	-5205	244	1436	S95	-5955	244	1486	S45	-6705	244
1289 S242 -3750 389 1339 S192 -4500 389 1389 S142 -5250 389 1439 S92 -6000 389 1489 S42 -6750 389 1290 S241 -3765 244 1340 S191 -4515 244 1390 S141 -5265 244 1440 S91 -6015 244 1490 S41 -6765 244 1291 S240 -3780 389 1341 S190 -4530 389 1391 S140 -5280 389 1441 S90 -6030 389 1491 S40 -6780 389 1292 S239 -3795 244 1342 S189 -4545 244 1392 S139 -5295 244 1442 S89 -6045 244 1492 S39 -6795 244 1293 S238 -3810 389 1343 S188 -4560 389 1393 <	1287	S244	-3720	389	1337	S194	-4470	389	1387	S144	-5220	389	1437	S94	-5970	389	1487	S44	-6720	389
1290 S241 -3765 244 1340 S191 -4515 244 1390 S141 -5265 244 1440 S91 -6015 244 1490 S41 -6765 244 1291 S240 -3780 389 1341 S190 -4530 389 1391 S140 -5280 389 1441 S90 -6030 389 1491 S40 -6780 389 1292 S239 -3795 244 1342 S189 -4545 244 1392 S139 -5295 244 1442 S89 -6045 244 1492 S39 -6795 244 1293 S238 -3810 389 1343 S188 -4560 389 1393 S138 -5310 389 1443 S88 -6060 389 1493 S38 -6810 389 1294 S237 -3825 244 1344 S187 -4575 244 1394 S137 -5325 244 1444 S87 -6075 244 1494 S37	1288	S243	-3735	244	1338	S193	-4485	244	1388	S143	-5235	244	1438	S93	-5985	244	1488	S43	-6735	244
1291 S240 -3780 389 1341 S190 -4530 389 1391 S140 -5280 389 1441 S90 -6030 389 1491 S40 -6780 389 1292 S239 -3795 244 1342 S189 -4545 244 1392 S139 -5295 244 1442 S89 -6045 244 1492 S39 -6795 244 1293 S238 -3810 389 1343 S188 -4560 389 1393 S138 -5310 389 1443 S88 -6060 389 1493 S38 -6810 389 1294 S237 -3825 244 1344 S187 -4575 244 1394 S137 -5325 244 1444 S87 -6075 244 1494 S37 -6825 244 1295 S236 -3840 389 1345 S186 -4590 389 1395 S136 -5340 389 1445 S86 -6090 389 1495 S36	1289	S242	-3750	389	1339	S192	-4500	389	1389	S142	-5250	389	1439	S92	-6000	389	1489	S42	-6750	389
1292 S239 -3795 244 1342 S189 -4545 244 1392 S139 -5295 244 1442 S89 -6045 244 1492 S39 -6795 244 1293 S238 -3810 389 1343 S188 -4560 389 1393 S138 -5310 389 1443 S88 -6060 389 1493 S38 -6810 389 1294 S237 -3825 244 1344 S187 -4575 244 1394 S137 -5325 244 1444 S87 -6075 244 1494 S37 -6825 244 1295 S236 -3840 389 1345 S186 -4590 389 1395 S136 -5340 389 1445 S86 -6090 389 1495 S36 -6840 389 1296 S235 -3855 244 1346 S185 -4605 244 1396 S135 -5355 244 1446 S85 -6105 244 1496 S35	1290	S241	-3765	244	1340	S191	-4515	244	1390	S141	-5265	244	1440	S91	-6015	244	1490	S41	-6765	244
1293 S238 -3810 389 1343 S188 -4560 389 1393 S138 -5310 389 1443 S88 -6060 389 1493 S38 -6810 389 1294 S237 -3825 244 1344 S187 -4575 244 1394 S137 -5325 244 1444 S87 -6075 244 1494 S37 -6825 244 1295 S236 -3840 389 1345 S186 -4590 389 1395 S136 -5340 389 1445 S86 -6090 389 1495 S36 -6840 389 1296 S235 -3855 244 1346 S185 -4605 244 1396 S135 -5355 244 1446 S85 -6105 244 1496 S35 -6855 244 1297 S234 -3870 389 1347 S184 -4620 389 1397 S134 -5370 389 1447 S84 -6120 389 1497 S34	1291	S240	-3780	389	1341	S190	-4530	389	1391	S140	-5280	389	1441	S90	-6030	389	1491	S40	-6780	389
1294 S237 -3825 244 1344 S187 -4575 244 1394 S137 -5325 244 1444 S87 -6075 244 1494 S37 -6825 244 1295 S236 -3840 389 1345 S186 -4590 389 1395 S136 -5340 389 1445 S86 -6090 389 1495 S36 -6840 389 1296 S235 -3855 244 1346 S185 -4605 244 1396 S135 -5355 244 1446 S85 -6105 244 1496 S35 -6855 244 1297 S234 -3870 389 1347 S184 -4620 389 1397 S134 -5370 389 1447 S84 -6120 389 1497 S34 -6870 389 1298 S233 -3885 244 1348 S183 -4635 244 1398 S133 -5385 244 1448 S83 -6135 244 1498 S33	1292	S239	-3795	244	1342	S189	-4545	244	1392	S139	-5295	244	1442	S89	-6045	244	1492	S39	-6795	244
1295 S236 -3840 389 1345 S186 -4590 389 1395 S136 -5340 389 1445 S86 -6090 389 1495 S36 -6840 389 1296 S235 -3855 244 1346 S185 -4605 244 1396 S135 -5355 244 1446 S85 -6105 244 1496 S35 -6855 244 1297 S234 -3870 389 1347 S184 -4620 389 1397 S134 -5370 389 1447 S84 -6120 389 1497 S34 -6870 389 1298 S233 -3885 244 1348 S183 -4635 244 1398 S133 -5385 244 1448 S83 -6135 244 1498 S33 -6885 244	1293	S238	-3810	389	1343	S188	-4560	389	1393	S138	-5310	389	1443	S88	-6060	389	1493	S38	-6810	389
1296 S235 -3855 244 1346 S185 -4605 244 1396 S135 -5355 244 1446 S85 -6105 244 1496 S35 -6855 244 1297 S234 -3870 389 1347 S184 -4620 389 1397 S134 -5370 389 1447 S84 -6120 389 1497 S34 -6870 389 1298 S233 -3885 244 1348 S183 -4635 244 1398 S133 -5385 244 1448 S83 -6135 244 1498 S33 -6885 244	1294	S237	-3825	244	1344	S187	-4575	244	1394	S137	-5325	244	1444	S87	-6075	244	1494	S37	-6825	244
1297 S234 -3870 389 1347 S184 -4620 389 1397 S134 -5370 389 1447 S84 -6120 389 1497 S34 -6870 389 1298 S233 -3885 244 1348 S183 -4635 244 1398 S133 -5385 244 1448 S83 -6135 244 1498 S33 -6885 244	1295	S236	-3840	389	1345	S186	-4590	389	1395	S136	-5340	389	1445	S86	-6090	389	1495	S36	-6840	389
1297 S234 -3870 389 1347 S184 -4620 389 1397 S134 -5370 389 1447 S84 -6120 389 1497 S34 -6870 389 1298 S233 -3885 244 1348 S183 -4635 244 1398 S133 -5385 244 1448 S83 -6135 244 1498 S33 -6885 244	1296	S235	-3855	244	1346	S185	-4605	244	1396	S135	-5355	244	1446	S85	-6105	244	1496	S35	-6855	244
1298 S233 -3885 244 1348 S183 -4635 244 1398 S133 -5385 244 1448 S83 -6135 244 1498 S33 -6885 244	1297	S234	-3870	389	1347	S184	-4620	389	1397	S134	-5370	389	1447	S84	-6120	389	1497	S34	-6870	389
	1298	S233	-3885	244	1348	S183	-4635	244	1398	S133	-5385	244	1448	S83	-6135	244	1498	S33	-6885	244
			-3900	389	1349	S182	-4650	389	1399			389	1449	S82		389	1499	S32		389
1300 S231 -3915 244 1350 S181 -4665 244 1400 S131 -5415 244 1450 S81 -6165 244 1500 S31 -6915 244																				244





<u></u>		.,		<u> </u>		.,	,,			.,			l	.,	.,			.,	
No.	Name	X	Y	No.	Name	X 7000	Y	No.	Name	X	Y	No.	Name	X	Y	No.	Name	X	Y
1501	S30	-6930	389	1551	G448	-7830	389	1601	G348	-8580	389	1651	G248	-9330	389	1701	G148	-10080	389
1502	S29	-6945	244	1552	G446	-7845	244	1602	G346	-8595	244	1652	G246	-9345	244	1702	G146	-10095	244
1503	S28	-6960	389	1553	G444	-7860	389	1603	G344	-8610	389	1653	G244	-9360	389	1703	G144	-10110	389
1504	S27	-6975	244	1554	G442	-7875	244	1604	G342	-8625	244	1654	G242	-9375	244	1704	G142	-10125	244
1505	S26	-6990	389	1555	G440	-7890	389	1605	G340	-8640	389	1655	G240	-9390	389	1705	G140	-10140	389
1506	S25	-7005	244	1556	G438	-7905	244	1606	G338	-8655	244	1656	G238	-9405	244	1706	G138	-10155	244
1507	S24	-7020	389	1557	G436	-7920	389	1607	G336	-8670	389	1657	G236	-9420	389	1707	G136	-10170	389
1508	S23	-7035	244	1558	G434	-7935	244	1608	G334	-8685	244	1658	G234	-9435	244	1708	G134	-10185	244
1509	S22	-7050	389	1559	G432	-7950	389	1609	G332	-8700	389	1659	G232	-9450	389	1709	G132	-10200	389
1510	S21	-7065	244	1560	G430	-7965	244	1610	G330	-8715	244	1660	G230	-9465	244	1710	G130	-10215	244
1511	S20	-7080	389	1561	G428	-7980	389	1611	G328	-8730	389	1661	G228	-9480	389	1711	G128	-10230	389
1512	S19	-7095	244	1562	G426	-7995	244	1612	G326	-8745	244	1662	G226	-9495	244	1712	G126	-10245	244
1513	S18	-7110	389	1563	G424	-8010	389	1613	G324	-8760	389	1663	G224	-9510	389	1713	G124	-10260	389
1514	S17	-7125	244	1564	G422	-8025	244	1614	G322	-8775	244	1664	G222	-9525	244	1714	G122	-10275	244
1515	S16	-7140	389	1565	G420	-8040	389	1615	G320	-8790	389	1665	G220	-9540	389	1715	G120	-10290	389
1516	S15	-7155	244	1566	G418	-8055	244	1616	G318	-8805	244	1666	G218	-9555	244	1716	G118	-10305	244
1517	S14	-7170	389	1567	G416	-8070	389	1617	G316	-8820	389	1667	G216	-9570	389	1717	G116	-10320	389
1518	S13	-7185	244	1568	G414	-8085	244	1618	G314	-8835	244	1668	G214	-9585	244	1718	G114	-10335	244
1519	S12	-7200	389	1569	G412	-8100	389	1619	G312	-8850	389	1669	G212	-9600	389	1719	G112	-10350	389
1520	S11	-7215	244	1570	G410	-8115	244	1620	G310	-8865	244	1670	G210	-9615	244	1720	G110	-10365	244
1521	S10	-7230	389	1571	G408	-8130	389	1621	G308	-8880	389	1671	G208	-9630	389	1721	G108	-10380	389
1522	S9	-7245	244	1572	G406	-8145	244	1622	G306	-8895	244	1672	G206	-9645	244	1722	G106	-10395	244
1523	S8	-7260	389	1573	G404	-8160	389	1623	G304	-8910	389	1673	G204	-9660	389	1723	G104	-10410	389
1524	S7	-7275	244	1574	G402	-8175	244	1624	G302	-8925	244	1674	G202	-9675	244	1724	G102	-10425	244
1525	S6	-7290	389	1575	G400	-8190	389	1625	G300	-8940	389	1675	G200	-9690	389	1725	G100	-10440	389
1526	S5	-7305	244	1576	G398	-8205	244	1626	G298	-8955	244	1676	G198	-9705	244	1726	G98	-10455	244
1527	S4	-7320	389	1577	G396	-8220	389	1627	G296	-8970	389	1677	G196	-9720	389	1727	G96	-10470	389
1528	S3	-7335	244	1578	G394	-8235	244	1628	G294	-8985	244	1678	G194	-9735	244	1728	G94	-10485	244
1529	S2	-7350	389	1579	G392	-8250	389	1629	G292	-9000	389	1679	G192	-9750	389	1729	G92	-10500	389
1530	S1	-7365	244	1580	G390	-8265	244	1630	G290	-9015	244	1680	G190	-9765	244	1730	G90	-10515	244
1531	DUMMY	-7380	389	1581	G388	-8280	389	1631	G288	-9030	389	1681	G188	-9780	389	1731	G88	-10530	389
1532	DUMMY	-7395	244	1582	G386	-8295	244	1632	G286	-9045	244	1682	G186	-9795	244	1732	G86	-10545	244
1533	DUMMY	-7560	389	1583	G384	-8310	389	1633	G284	-9060	389	1683	G184	-9810	389	1733	G84	-10560	389
1534	DUMMY	-7575	244	1584	G382	-8325	244	1634	G282	-9075	244	1684	G182	-9825	244	1734	G82	-10575	244
1535	G480	-7590	389	1585	G380	-8340	389	1635	G280	-9090	389	1685	G180	-9840	389	1735	G80	-10590	389
1536	G478	-7605	244	1586	G378	-8355	244	1636	G278	-9105	244	1686	G178	-9855	244	1736	G78	-10605	244
1537	G476	-7620	389	1587	G376	-8370	389	1637	G276	-9120	389	1687	G176	-9870	389	1737	G76	-10620	389
1538	G474	-7635	244	1588	G374	-8385	244	1638	G274	-9135	244	1688	G174	-9885	244	1738	G74	-10635	244
1539	G472	-7650	389	1589	G372	-8400	389	1639	G272	-9150	389	1689	G172	-9900	389	1739	G72	-10650	389
1540	G470	-7665	244	1590	G370	-8415	244	1640	G270	-9165	244	1690	G170	-9915	244	1740	G70	-10665	244
1541	G468	-7680	389	1591	G368	-8430	389	1641	G268	-9180	389	1691	G168	-9930	389	1741	G68	-10680	389
1542	G466	-7695	244	1592	G366	-8445	244	1642	G266	-9195	244	1692	G166	-9945	244	1742	G66	-10695	244
1543	G464	-7710	389	1593	G364	-8460	389	1643	G264	-9210	389	1693	G164	-9960	389	1743	G64	-10710	389
1544	G462	-7725	244	1594	G362	-8475	244	1644	G262	-9225	244	1694	G162	-9975	244	1744	G62	-10725	244
1545	G460	-7740	389	1595	G360	-8490	389	1645	G260	-9240	389	1695	G160	-9990	389	1745	G60	-10740	389
1546	G458	-7755	244	1596	G358	-8505	244	1646	G258	-9255	244	1696	G158	-10005	244	1746	G58	-10755	244
1547	G456	-7770	389	1597	G356	-8520	389	1647	G256	-9270	389	1697	G156	-10020	389	1747	G56	-10770	389
1548	G454	-7785	244	1598	G354	-8535	244	1648	G254	-9285	244	1698	G154	-10035	244	1748	G54	-10785	244
1549	G452	-7800	389	1599	G352	-8550	389	1649	G252	-9300	389	1699	G152	-10050	389	1749	G52	-10800	389
1550	G450	-7815	244	1600	G350	-8565	244	1650	G250	-9315	244	1700	G150	-10065	244	1750	G50	-10815	244








No.	Name	Х	Υ
1751	G48	-10830	389
1752	G46	-10845	244
1753	G44	-10860	389
1754	G42	-10875	244
1755	G40	-10890	389
1756	G38	-10905	244
1757	G36	-10920	389
1758	G34	-10935	244
1759	G32	-10950	389
1760	G30	-10965	244
1761	G28	-10980	389
1762	G26	-10995	244
1763	G24	-11010	389
1764	G22	-11025	244
1765	G20	-11040	389
1766	G18	-11055	244
1767	G16	-11070	389
1768	G14	-11085	244
1769	G12	-11100	389
1770	G10	-11115	244
1771	G8	-11130	389
1772	G6	-11145	244
1773	G4	-11160	389
1774	G2	-11175	244
1775	DUMMY	-11190	389
1776	DUMMY	-11205	244
Alignmen	t mark -Left	-11300	-400
Alignment	mark -Right	11300	-400











6. Block Function Description

Interface

The ILI9481 incorporates command method 18-/16-/9-/8-bits bus display command interface, which consists of 8 bits command registers and 8 bits parameter registers. Parameter registers consist of 8 bits write data register (WDR) and 8bit read data register (RDR).

WDR stores data to be written into GRAM or parameters temporarily while RDR stores data read out from GRAM temporarily. When data is written from microcomputer to GRAM, the ILI9481 writes firstly to WDR, and then the data is written to GRAM automatically by internal operation. Because read out operation from GRAM is conducted through RDR, first read out data is invalid. Normal data is read out from 2nd read out data.

Register	selection		
			Operation
DCX	RDX	WRX	Operation
0	1	1	Command
1	1	1	Read parameter
1	1	1	Write parameter

Address Counter (AC)

Address counter (AC) gives address to GRAM. When command setting address is written to CDR, the data is transferred from CDR to AC.

When data is written to GRAM, address counter (AC) increments by +1 or -1 automatically. AC after data is read out increments by +1 or -1 likewise. The ILI9481 writes data to only rectangular area that was specified by GRAM.

Graphic RAM (GRAM)

The graphic RAM (GRAM) stores 345,600 byte bit pattern data using 18 bits for one pixel, enabling a maximum 320RGB x 480 dot graphic display at the maximum.

Grayscale Voltage Generating Circuit

Grayscale voltage generating circuit generates a liquid crystal drive voltage, which corresponds to grayscale level set in the γ correction register. The ILI9481 displays 262,144 colors at the maximum.

Power Supply Circuit

The power supply circuit generates supply voltages to a-TFT panel, VREG1OUT, VGH, VGL, VCOMH and VCOML.

Timing Generating

The timing generator generates timing signals for internal circuits such as the internal GRAM. The timing for display operation such as RAM read operation and the timing for internal operation such as RAM access by MPU is outputted separately so that they do not interfere with each other.

Page 22 of 143 Version: 0.5





Oscillator

The ILI9481 incorporates RC oscillator circuit. The frame frequency is changeable by command settings.

Panel Driver Circuit

The liquid crystal display driver circuit consists of 960 source drivers (S1~S960). Display pattern data is latched when 960 byte data is input. This latched data controls source drivers and outputs drive waveform. The shift direction of 960-bit output from the source driver can be changed by setting commands.

The gate driver consists of 480 gate drivers (G1~G480) and outputs either VGH or VGL level. The shift direction of gate driver is set by GS bit. Scan direction of gate driver is set by SM bit enabling users to set the ILI9481 so that it suits mounting method

Page 23 of 143 Version: 0.5






7. Function Description

7.1. Display Bus Interface (DBI)

The ILI9481 uses a 22-wires 18-bit parallel interface. The chip-select CSX (active low) enables and disables the DBI interface. RESX (active low) is an external reset signal. WRX is the data write, RDX is the data read and D[17:0] is parallel DBI data. There are four 18/16/9/8-bit types interface supported for the display data transfer. The Graphics Controller Chip reads the data at the rising edge of RDX signal. The D/CX is data/command flag. When D/CX = "1", D17 to D0 bits are display RAM data or command parameters. When D/CX = "0" D7 to D0 bits are commands.



Page 24 of 143 Version: 0.5







7.1.1. Write Cycle

During a write cycle the host processor sends data to the display module via the interface. The Type B interface utilizes D/CX, RDX and WRX signals as well as all eight (D[7:0]), nine (D[8:0]), sixteen (D[15:0]) or eighteen (D[17:0]) information signals. WRX is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of WRX. D/CX is driven low while command information is on the interface and is pulled high when data is present.

The following figure shows a write cycle for the type B interface.






Page 25 of 143 Version: 0.5




7.1.2. Read Cycle

During a read cycle the host processor reads data from the display module via the interface. The Type B interface utilizes D/CX, RDX and WRX signals as well as all eight (D[7:0]), nine (D[8:0]), sixteen (D[15:0]) or eighteen (D[17:0]) information signals. RDX is driven from high to low then allowed to be pulled back to high during the read cycle. The display module provides information to the host processor during the read cycle while the host processor reads the display module information on the rising edge of RDX. D/CX is driven high during the read cycle.

The following figure shows the read cycle for the type B interface.



Note: RDX is an unsynchronized signal (It can be stopped).



Note: Read Data is only valid when the D/CX input is pulled high. If D/CX is driven low during read then the display information outputs will be High-Z.

Page 26 of 143 Version: 0.5





DBI Type B Interface

18-bit data bus DB[17:0] interface, IM[2:0] = 000



	Set_pixel_format	DFM	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
18bpp Frame Memory Write	3'h6	*	R[5]	R4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						B[0]
Frame Memory Read	*	*	r[5]	r4]					g[5]	g[4]	g[3]	g[2]	g[1]	g[0]						b[0]

16-bit data bus DB[15:0] interface, IM[2:0] = 010

	Set_pixel_format	DFM	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Command/Parameter Write	*	*									D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
Command/Parameter Read	*	*									D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]

	Set_pixel_format	DFM	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
16bpp Frame Memory Write	3'h5	*	R4]			R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]					B[0]
Frame Memory Read	*	*	r4]	r[3]	r[2]			g[5]	g[4]	g[3]	g[2]	g[1]	g[0]					b[0]

		ſ		First Tr	ransfer			Second T	ransfer			Third Tr	ansfer	
	Set_pixel_format	DFM	DB[15:10]	DB[9:8]	DB[7:2]	DB[1:0]	DB[15:10]	DB[9:8]	DB[7:2]	DB[1:0]	DB[15:10]	DB[9:8]	DB[7:2]	DB[1:0]
18bpp Frame Memory Write	3'h6	0	R1[5:0]		G1[5:0]				R2[5:0]		G2[5:0]			
Topp I fame Wellory Wille	3110	1			R1[5:0]		G1[5:0]						R2[5:0]	
				ransfer		Second T	ransfer			Third Tr	ansfer			
	Set_pixel_format	DFM	DB[15:10]	DB[9:8]	DB[7:2]	DB[1:0]	DB[15:10]	DB[9:8]	DB[7:2]	DB[1:0]	DB[15:10]	DB[9:8]	DB[7:2]	DB[1:0]
Frame Memory Read	*	0	r1[5:0]		g1[5:0]				r2[5:0]		g2[5:0]			

9-bit data bus DB[8:0] interface, IM[2:0] = 001

	Set_pixel_format	DFM	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Command/Parameter Write	*	*		D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
Command/Parameter Read	*	*	$\overline{}$	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]

						Firs	t Tran	sfer							Seco	nd Tra	nsfer			
	Set_pixel_format	DFM	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
18bpp Frame Memory Write	3'h6	*	R[5]	R4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						
Frame Memory Read	*	*		r4]			r[1]		q[5]	g[4]	q[3]	g[2]	g[1]	q[0]						

8-bit data bus DB[7:0] interface, IM[2:0] = 011

	Set_pixel_format	DFM	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Command/Parameter Write	*	*	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]
Command/Parameter Read	*	*	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]

			First Transfer								Second Transfer							
	Set_pixel_format	DFM	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
16bpp Frame Memory Write	3'h5	*	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]					
Frame Memory Read	*	*	r[4]					g[5]	g[4]	g[3]	g[2]	g[1]	g[0]					

				First Transfer								Second Transfer							Third Transfer							
	Set_pixel_format	DFM	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		DB6	DB5	DB4	DB3	DB2	DB1	DB0
18bpp Frame Memory Write	3'h6	*		R[4]	R[3]	R[2]	R[1]	R[0]			G[5]	G[4]	G[3]	G[2]	G[1]	G[0]										
Frame Memory Read	*	*		r[4]	r[3]	r[2]	r[1]			\Box	g[5]	g[4]	g[3]	g[2]	g[1]	g[0]										

16-bit data extend to 18-bit

			Frame Memory Data (18bpp)																
Set_pixel_format	EPF[1:0]	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
18bpp	*		R[4]	R[3]	R[2]		R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						
	2'h0	R4]	R[3]	R[2]	R[1]	R[0]	0	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						0
16bpp	2'h1	R4]	R[3]	R[2]	R[1]	R[0]	1	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						1
	2'h2	R4]	R[3]	R[2]	R[1]	R[0]	R4]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[4]	B[3]	B[2]	B[1]	B[0]	B[4]

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 27 of 143 Version: 0.5






7.2. Serial Interface (Type C)

7.2.1. Write Cycle and Sequence

During a write cycle the host processor sends a single bit of data to the display module via the interface. The Type C interface utilizes CSX, SCL and SDA or DOUT signals. SCL is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of SCL.


The following figure shows the write cycle for the type C interface.



Note: SCL is an unsynchronized signal; it can be stopped.

During the write sequence the host processor writes one or more bytes of information to the display module via the interface. The write sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. Each byte is either nine or sixteen write cycles in length. If the optional D/CX signal is used a byte is eight write cycles long. D/CX is driven low while command information is on the interface and is pulled high when data is present.


The type C interface write sequences are described in the following Figure



DBI Type C Interface Write Sequence - Option 1

Page 28 of 143 Version: 0.5





DBI Type C Interface Write Sequence - Option 3

Note:

- 1. D7 is MSB and D0 is LSB of byte.
- 2. When the Interface control register (C6h) SDA_EN is set as '1', the DIN/SDA pin is bi-direction and DOUT pin is not used.
- 3. When the Interface control register (C6h) SDA_EN is set as '0', the DIN/SDA pin is uni-direction and DIN and DOUT pins are used for data write and read.

DBI Type C Interface IM[2:0]=101/111



3/16-bit data extend to 18-bit


			Frame Memory Data (18bpp)																
Set_pixel_format	EPF[1:0]	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
18bpp	*	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						
3bpp		R[0]	R[0]	R[0]	R[0]	R[0]	R[0]	G[0]	G[0]	G[0]	G[0]	G[0]	G[0]						

Page 29 of 143 Version: 0.5

7.2.2. Read Cycle and Sequence

During a read cycle the host processor reads a single bit of data from the display module via the interface. The Type C interface utilizes CSX, SCL and DIN signals. SCL is driven from high to low then pulled back to high during the read cycle. The display module provides information during the read cycle while the host processor reads the display module information on the rising edge of SCL. D/CX is driven during the read cycle if it is used in option 3.


The following figure shows the read cycle for the type C interface.



Note: SCL is an unsynchronized signal; it can be stopped.


During the read sequence the host processor reads one or more bytes of information from the display module via the interface. The read sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. Each byte is either nine or sixteen write cycles in length. If the optional D/CX signal is used a byte is eight read cycles long. D/CX is driven low while command information is on the interface and is pulled high when data is present.

The type C interface read sequences are shown in the following figures



Page 30 of 143 Version: 0.5


Note: D7 is MSB and D0 is LSB of byte.



7.2.3. Break and Pause Sequences


The host processor can break a read or write sequence by pulling the CSX signal high during a command or data byte. The display module shall reset its interface so it will be ready to receive the same byte when CSX is again driven low.

The host processor can pause a read or write sequence by pulling the CSX signal high between command or data bytes. The display module shall wait for the host processor to drive CSX low before continuing the read or write sequence at the point where the sequence was paused.



Page 31 of 143 Version: 0.5





Break can be e.g. another command or noise pulse.

Page 32 of 143 Version: 0.5






7.3. Display Pixel Interface (DPI)

In normal operation, systems based on DPI architecture rely on the host processor to continuously provide complete frames of image data at a sufficient frame rate to avoid flicker or other visible artifacts. The displayed image, or frame, is comprised of a rectangular array of pixels. The frame is transmitted from the host processor to a display module as a sequence of pixels, with each horizontal line of the image data sent as a group of consecutive pixels.

Vsync indicates the beginning of each frame of the displayed image.


Hsync signals the beginning of each horizontal line of pixels.

Each pixel value (16 or 18-bit data) is transferred from the host processor to the display module during one pixel period. The rising edge of PCLK is used by the display module to capture pixel data. Since PCLK runs continuously, control signal DE is required to indicate when valid pixel data is being transmitted on the pixel data signals.




Page 33 of 143 Version: 0.5





Page 34 of 143 Version: 0.5





Parameters	Symbols	Condition	Min.	Тур.	Max.	Units
PCLK Cycle	PCLK _{CYC}		-	125	104	ns
Horizontal Synchronization	Hsync		2	2	4	PCLK
Horizontal Back Porch	HBP		3	3	20	PCLK
Horizontal Address	HAdr		-	320	-	PCLK
Horizontal Front Porch	HFP		3	3	40	PCLK
Vertical Synchronization	Vsync		2	2	-	Line
Vertical Back Porch	VBP		2	2	30	Line
Vertical Address	VAdr		-	480	-	Line
Vertical Front Porch	VFP		2	4	30	Line
Vsync setup time	VSST					Hz
Vsync hold time	VSHT					Hz
Hsync setup time	HSST					Hz
Hsync hold time	HSHT					Hz
Data setup time	DST					Hz
Data hold time	DHT					Hz
Vertical Frequency(*)				50	60	Hz
Horizontal Frequency(*)			-	-	-	KHz
PCLK Frequency(*)			-	8	9.6	MHz


Notes:

- 1. Vertical period (one frame) shall be equal to the sum of Vsync + VBP + VAdr + VFP.
- 2. Horizontal period (one line) shall be equal to the sum of Hsync + HBP + HAdr + HFP.
- 3. Control signals PCLK and Hsync shall be transmitted as specified at all times while valid pixels are transferred between the host processor and the display module.


Page 35 of 143 Version: 0.5




18bit DPI Interface Connection: set_pixel_format D[6:4]=3'h6: 18bpp



16bit DPI Interface Connection: set_pixel_format D[6:4]=3'h5: 16bpp





16-bit data extend to 18-bit

								F	rame N	/lemor	y Data	(18bp	p)						
Set_pixel_format	EPF[1:0]	DB17	DB16	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
18bpp	*	R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						
	2'h0	R4]	R[3]	R[2]	R[1]	R[0]	0	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						0
16bpp	2'h1	R4]	R[3]	R[2]	R[1]	R[0]	1	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						1
	2'h2	R4]	R[3]	R[2]	R[1]	R[0]	R4]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]						

Page 36 of 143 Version: 0.5





8. Command

8.1. Command List

Operational Code (Hex)	Command	Command(C) /Read(R) /Write(W)	Number Of Parameter	MIPI DCS Type1 Requirement	ILI9481 Implementation
00h	nop	С	0	Yes	Yes
01h	soft reset	С	0	Yes	Yes
06h	get red channel	R	1	No	No
07h	get green channel	R	1	No	No
08h	get_blue_channel	R	1	No	No
0Ah	get_power_mode	R	1	Yes	Yes
0Bh	get_address_mode	R	1	Yes (Bit[7:0])	Yes (Bit[7:3]) , Only)
0Ch	get_pixel_format	R	1	Yes	Yes
0Dh	get_display_mode	R	1	Yes	Yes
0Eh	get signal mode	R	1	Yes	Yes
0Fh	get_diagnostic _result	R	1	Bit7/6: Yes Bit5/4: Optional	Yes (Bit7/6 Only)
10h	enter_sleep_mode	С	0	Yes	Yes
11h	exit_sleep_mode	С	0	Yes	Yes
12h	enter_partial_mode	С	0	Yes	Yes
13h	enter_normal_mode	С	0	Yes	Yes
20h	exit_invert_mode	С	0	Yes	Yes
21h	enter_invert_mode	С	0	Yes	Yes
26h	set_gamma_curve	W	1	Yes	No
28h	set_display_off	С	0	Yes	Yes
29h	set_display_on	С	0	Yes	Yes
2Ah	set_column_address	W	4	Yes	Yes
2Bh	set_page_address	W	4	Yes	Yes
2Ch	write_memory_start	W	Variable	Yes	Yes
2Dh	wite_LUT	W	Variable	Optional	No
2Eh	read_memory_start	R	Variable	Yes	Yes
30h	set_partial_area	W	4	Yes	Yes
33h	set_scroll_area	W	6	Yes	Yes
34h	set_tear_off	С	0	Yes	Yes
35h	set_tear_on	W	1	Yes	Yes
36h	set_address_mode	W	1	Yes (Bit7-0)	Yes (Bit[7:3], Bit[1:0] Only)
37h	set_scroll_start	W	2	Yes	Yes
38h	exit_idle_mode	С	0	Yes	Yes
39h	enter_idle_mode	С	0	Yes	Yes
3Ah	set_pixel_format	W	1	Yes	Yes
3Ch	write_memory _continue	W	Variable	Yes	Yes
3Eh	read_memory _continue	R	Variable	Yes	Yes
44h	set_tear_scanline	W	2	Yes	Yes
45h	get_scanline	R	3	Yes	Yes
A1h	read_DDB_start	R	6	Yes	Yes





Operational Code (Hex)	Function	Command(C) Read(R)/Write(W)	Number Of Parameter
B0h	Command Access Protect	W/R	1
B3h	Frame Memory Access and Interface setting	W/R	4
B4h	Display Mode and Frame Memory Write Mode setting	W/R	1
BFh	Device code Read	R	6
C0h	Panel Driving Setting	W/R	5
C1h	Display Timing Setting for Normal Mode	W/R	3
C2h	Display Timing Setting for Partial Mode	W/R	3
C3h	Display Timing Setting for Idle Mode	W/R	3
C5h	Frame rate and Inversion Control	W/R	1
C6h	Interface Control	W/R	1
C8h	Gamma Setting	W/R	12
D0h	Power Setting	W/R	3
D1h	VCOM Control	W/R	3
D2h	Power Setting for Normal Mode	W/R	2
D3h	Power Setting for Partial Mode	W/R	2
D4h	Power Setting for Idle Mode	W/R	2
E0h	NV Memory Write	W/R	1
E1h	NV Memory Control	W/R	1
E2h	NV Memory Status	R	3
E3h	NV Memory Protection	W/R	2
B0~FF Except above command	LSI TEST Registers	W/R	Variable





8.2. Command Description

8.2.1. NOP (00h)

00H					NOP	(No Op	eration)						
	D/CX	RDX	WRX	D17-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	0	0	0	0	0	0	00
Parameter	NO PARA	METER											
Description	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read as described in RAMWR (Memory Write) and RAMRD (Memory Read) Commands. X = Don't care.												
Restriction	None												
			tatus		Availabil	ty							
				f, Sleep Out	Yes								
Register				n, Sleep Out	Yes								
Availability				, Sleep Out	Yes								
	Partial N			, Sleep Out	Yes								
		511	eep In		Yes								
	S	tatus	Default	Value									
Default	Power O	n Sequenc	e N//	4									
Delauit	SW	Reset	N/A	Α									
	HW	Reset	N/A	4									
Flow Chart	None												





8.2.2. Soft reset (01h)

01H					5	oft_re	set						
	D/CX	RDX	WRX	D17-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	0	0	0	0	1	01
Parameter	NO PARA	METER		ı		I	ı	l	ı	ı			
Description	Note: The Frame Memory contents are affected by this command. X = Don't care												heir S/W
Restriction	Software Reset Command cannot be sent during Sleep Out sequence. Any new command is cannot be sent for 10-frame period until the ILI9481 enters Sleep-In mode. Do not send any command.												
		S	Status		Availabili	ity							
1	Normal N			f, Sleep Out	Yes								
Register	Normal N	Mode On, Id	dle Mode Or	n, Sleep Out	Yes								
Availability	Partial M	Mode On, Id	lle Mode Off	, Sleep Out	Yes								
	Partial M	Mode On, Ic	lle Mode On	, Sleep Out	Yes								
	Sleep In				Yes								
Default	Power O	tatus In Sequenc / Reset / Reset	e N/A	A A									
Flow Chart			T t	SWRESET Display whole blank screen Set Commands o S/W Default Value Sleep In Mode					Parad Di Ad Seq	gend mand meter splay ction lode uential msfer	,		



Description

a-Si TFT LCD Single Chip Driver 320RGBx480 Resolution and 262K color



8.2.3. Get_power_mode (0Ah)

0AH		Get_power_mode													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
Command	0	1	1	Х	0	0	0	0	1	0	1	0	0A		
1 st Parameter	1	1	1	Х	х	х	х	х	х	х	х	х	х		
2 nd Parameter	1	↑	1	х	D7	D6	D5	D4	D3	D2	0	0	XX		

This command indicates the current status of the display as described in the table below:

Bit	Description	Comment
D7	Not Defined	Set to '0'
D6	Idle Mode On/Off	
D5	Partial Mode On/Off	
D4	Sleep In/Out	
D3	Display Normal Mode On/Off	
D2	Display On/Off	
D1	Not Defined	Set to '0'
D0	Not Defined	Set to '0'

Bit D7 - Booster Voltage Status

'0' = Booster Off or has a fault.

'1' = Booster On and working OK (Meets Nokia's optical requirements).

Bit D6 - Idle Mode On/Off

'0' = Idle Mode Off.

'1' = Idle Mode On.

Bit D5 - Partial Mode On/Off

'0' = Partial Mode Off.

'1' = Partial Mode On.

Bit D4 - Sleep In/Out

'0' = Sleep In Mode.

'1' = Sleep Out Mode.

Bit D3 - Display Normal Mode On/Off

'0' = Display Normal Mode Off.

'1' = Display Normal Mode On.

Bit D2 - Display On/Off

'0' = Display is Off.

'1' = Display is On.

Bit D1 - Not Defined

'This bit is not applicable for this project, so it is set to '0'

Bit D0 - Not Defined

'This bit is not applicable for this project, so it is set to '0'

X = Don't care

Page 41 of 143 Version: 0.5





	Status		Availability
	Normal Mode On, Idle Mo	ode Off, Sleep Out	Yes
Register Availability	Normal Mode On, Idle Mo	ode On, Sleep Out	Yes
1 toglotor / wallability	Partial Mode On, Idle Mo	de Off, Sleep Out	Yes
	Partial Mode On, Idle Mo	de On, Sleep Out	Yes
	Sleep In		Yes
	Status	Default Va	alue
Default	Power On Sequence	08 _{HEX}	
Delault	SW Reset	08 _{HEX}	
	HW Reset	08 _{HEX}	
Flow Chart	Dummy R	Disp	ost lay





8.2.4. Get_address_mode (0Bh)

0ВН		Get_address_mode											
	D/CX	RDX	WRX	D17-0	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	0	1	1	0B
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	х
2 nd Parameter	1	1	1	Х	D7	D6	D5	D4	D3	0	0	0	XX

This command indicates the current status of the display as described in the table below:

Bit	Description	Comment
D7	Page Address Order	
D6	Column Address Order	
D5	Page/Column Order	
D4	Line Address Order	
D3	RGB/BGR Order	
D2	Reserved	Set to '0'
D1	Reserved	Set to '0'
D0	Reserved	Set to '0'

Description

- Bit D7 Page Address Order
 - '0' = Top to Bottom
 - '1' = Bottom to Top
- Bit D6 Column Address Order
 - '0' = Left to Right
 - '1' = Right to Left
- Bit D5 Page/Column Order
 - '0' = Normal Mode
 - '1' = Reverse Mode

Note: For Bits D7 to D5, also refer to Section 8.2.3 MCU to memory write/read direction.

- Bit D4 Line Address Order
 - '0' = LCD Refresh Top to Bottom
 - '1' = LCD Refresh Bottom to Top
- Bit D3 RGB/BGR Order
 - '0' = RGB
 - '1' = BGR

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes


Default

Status	Default Value
Power On Sequence	00 _{HEX}
SW Reset	No Change
HW Reset	00 _{HEX}

Page 43 of 143 Version: 0.5











8.2.5. Get pixel format (0Ch)

8.2.5. Get_pi	xel_tor	mat (00	Jh)										
0CH					Ge	t_pixe	I_form	at					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	1	0	0	0C
1 st Parameter	1	1	1	Х	х	х	х	х	х	х	х	х	Х
2 nd Parameter	1	↑	1	х	0	D6	D5	D4	0	D2	D1	D0	XX
	This com	mand indic	ates the cu	rrent statu	s of the o	lisplay a	s describ	ed in th	e table b	elow:			
	Bit		Descri	otion									
	D7												
	D6		DPI Pixel										
	D5	(RGE	Interface (Color Form	at)								
	D4												
	D3												
	D2		DBI Pixel	Format									
	D1	(Contr	ol Interface		mat)								
	D0	(,								
						1							
Description													
	Pix	el Format	D	6/D2	D5/D	1	D4/D0)					
		eserved		0	0		0						
	3 b	its / pixel		0	0		1						
	R	eserved		0	1		0						
	R	eserved		0	1		1						
		eserved		1	0		0						
		bits / pixel		1	0		1						
		bits / pixel		1	1		0						
	R	eserved		1	1		1						
		;	Status		A	/ailabilit	v						
	Normal	Mode On,		Off, Sleep		Yes							
		Mode On,				Yes							
Register Availability		Mode On, I				Yes							
	Partial	Mode On, I	dle Mode (On, Sleep (Out	Yes							
	Sleep Ir	า				Yes							
													-
									L	egend]		
									Co	mmand	1		
									$\perp =$		_		
			R	ead RDDC	OLMOD	1			Par	ameter			
				cad rabbe	OLIVIOD	Hos			<i< td=""><td>Display</td><td>)</td><td></td><td></td></i<>	Display)		
	Display Display Action Mode												
Flow Chart													
				Send 2 nd Par	rameter	$\overline{}$				viouc	'		
										quential			
										ransfer	4		
									Ĺ				





8.2.6. Get_display_mode (0Dh)

0DH					Get_	displa	y_mo	de					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	0	1	1	0	1	0D
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	х
2 nd Parameter	1	1	1	х	0	0	0	0	0	0	0	0	xx

The display module returns the Display Image Mode status.

Bit	Description	Symbol
D7	Vertical Scrolling Status	VSSON
D6	Reserved	
D5	Inversion On/Off	DSPINVON
D4	Reserved	
D3	Reserved	
D2	Gamma Curve Selection	
D1	Gamma Curve Selection	
D0	Gamma Curve Selection	

This command indicates the current status of the display as described in the table below:

Description

- Bit D7 Vertical Scrolling On/Off
 - '0' = Vertical Scrolling is Off.
 - '1' = Vertical Scrolling is On.
- Bit D6 Reserved
- ◆ Bit D5 Inversion On/Off
 - '0' = Inversion is Off.
 - '1' = Inversion is On.
- Bit D4 Reserved
- Bit D3 Reserved
- Bits D2, D1, D0 Gamma Curve Selection

These bits are not applicable for this project, so they are set to '000'


Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Page 46 of 143 Version: 0.5











8.2.7. Get_signal_mode (0Eh)

0EH				RDF	SM (Be	ad Disp	lav Sig	nal Mod	e)				
ULII	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑ ↑	х	0	0	0	0	1	1	1	0	0E
1 st Parameter	1	· 1	1	X	Х	Х	Х	Х	X	X	х	X	X
	1	1	1		D7	D6	0	0	0	0	0	0	
2 nd Parameter Description	Bit D7 D6 D5 D4 D3 D2 D1 D0 This comm * Bit D' '0' '1' * Bit D('0')	mand indicate Tearing = Tearing	Tearing I Tearing I attes the cu g Effect Line Effect On. g Effect Line		nal Mode ne On/Off output Mo	e. ode	describ	Sym TE TEL	nbol ON .OM		0	0	xx
Register Availability	Normal Normal Partial I	Mode On, Mode On, Mode On, Mode On,	Status Idle Mode	Off, Sleep O On, Sleep O Off, Sleep Ou On, Sleep Ou	ut ut ut	Yes Yes Yes Yes Yes Yes Yes Yes	<i>i</i>						
Flow Chart				Read RDI Dummy F Send 2 nd Par	Lead	Host Display				nand leter blay lion			





8.2.8. Get_diagnostic_result (0Fh)

0FH		_	111 (01 11		Got d	iaano	stic_re	eult					
OLIT	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Cammand			VV □∧										
Command	0	1	4	X	0	0	0	0	1	1	1	1	0F
1 st Parameter 2 nd Parameter	1	I	1	X	X D7	X	X	X	X	X	X	X	X
2" Parameter	1		1	X	D7	D6	0	0	0	0	0	0	XX
Description	Bit D7 D6 D5 D4 D3 D2 D1 D0 Bit D7 - R Bit D5 - C Se Bit D4 - D D6 D7 D7 D7 D7 D7 D7	Register Lo functionalit Chip Attachet to '0' if fe	Regist Fun Chip a Display adding Dete	Description of the self- Description of the se	n Detection tection Detection	ostic r		followi Syn	ng a S hbol DR NCD t '0' t '0' t '0' t '0'			•	
Register Availability	Normal N	Mode On, Mode On, Mode On, I Mode On, I	Idle Mode (Off, Sleep Or On, Sleep Or Off, Sleep Or On, Sleep Or	ut ut it	Yes Yes Yes Yes Yes Yes Yes Yes							
Flow Chart				Dummy F	Read	Host Display		2	Lege Comm Parame Disp Acti Moo	lay on de ontial			






8.2.9. Enter_sleep_mode (10h)

10H					Ent	er_sle	ep_mo	de											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX						
Command	0	1	1	Х	0	0	0	1	0	0	0	0	10						
Parameter	No Parar	neter																	
	This com	mand caus	ses the disp	lay module to	enter t	he Sleep	mode.												
	This com	mand caus	ses the LCD) module to en	ter the	Sleep m	ode. In t	his mode	e, the Do	C/DC coi	nverter, i	nternal o	oscillator						
	and nane	el scanning	eton																
	and pane	or scarning	stop.																
Description																			
	DBI or D	SI Comma	nd Mode rei	mains operatio	onal an	d the fra	me mem	ory mair	ntains its	content	s. The h	ost proce	essor						
	continues	s to send P	CLK, HS ar	nd VS informat	tion to	Type 2 a	nd Type	3 displa	y modul	es for tw	o frames	after th	is						
	continues to send PCLK, HS and VS information to Type 2 and Type 3 display modules for two frames after this command is sent when the display module is in Normal mode.																		
	Command	u is sent w	nen tre alsp	nay module is	III INOII	nai mou	₽.												
	This com	mand has	no effect wh	nen the display	y modu	le is alre	ady in S	leep mo	de.										
	The host processor must wait five milliseconds before sending any new commands to a display module foll											dule follo	owing this						
B							0 ,			10 4 4.0	pia, iiio		July time						
Restriction	command	d to allow t	ime for the s	supply voltage	s and o	CIOCK CITC	uits to st	abilize.											
	The host	t processo	r must wa	it 120 millised	conds	after se	nding ar	n exit_sl	eep_mc	de com	mand b	efore se	ending an						
	enter_sleep_mode command.																		
			Status		Ava	ilability													
	Normal			Off, Sleep Out		Yes													
Register	Normal	Mode On,	Idle Mode (On, Sleep Out		Yes													
Availability	Partial	Mode On,	Idle Mode C	Off, Sleep Out		Yes													
	Partial	Mode On,	Idle Mode C	On, Sleep Out		Yes													
	Sleep In	n				Yes													
		Status		Default \	/alua														
	Power (On Sequer	nce	Sleep In															
Default		SW Reset		Sleep In															
		HW Reset		Sleep In															

Page 50 of 143 Version: 0.5







Page 51 of 143 Version: 0.5






8.2.10. Exit_sleep_mode (11h)

11H					Exi	t_sleep	_mod	е					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	1	0	0	0	1	11
Parameter	No Param	eter			1								
Description	processor sent when	sends PCL the display	K, HS and module is i	ny module to VS information	on to Typ	e 2 and	Type 3 o	display m	nodules t	wo fram	es before		
Restriction	Sleep mod The host p allows the The host enter_slee The displa There sha register va The displa	de. processor in supply volt processor in processor in produce con y module loud in the auditues are the processor in pro	nust wait five ages and clear must wait sommand. The pads the display abnormatic esame or wans the self-	e millisecond ock circuits to 120 millise play module's I visual effecthen the displ	ds after so stabilized conds as default ton the lay module.	ending to. after servalues to display to the is not	his commonding are the regularity device with the regularity of th	mand be exit_sl isters when load mode.	fore sendeep_modeen exiting the	ding and de comments of the Sle registers	ther command be eep modes if the fa	efore se e.	ending an
Register Availability	Normal M	Mode On, Id Mode On, Id Mode On, Id			Availa Ye Ye Ye Ye	\$ \$ \$ \$							
Default	Power O	Status n Sequence W Reset W Reset	е	Default Va Sleep In M Sleep In M	lode lode								

Page 52 of 143 Version: 0.5





Page 53 of 143





8.2.11. Enter_Partial_mode (12h)

12H					Ente	r_Parti	ial_mc	ode					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	0	1	0	0	1	0	12
Parameter	No Paran	neter											
Description	described To leave The host	d by the set Partial Disp processor	t_partial_ar	play module ea (30h) con the enter_no o send PCLI display mod	nmand. ormal_m K, HS ai	ode (13 nd VS in	h) comn	nand sh	ould be	written.			
Restriction	This com	mand has	no effect w	hen Partial D	isplay N	Mode is a	already a	active.					
Register Availability	Normal Partial	Mode On, Mode On, Mode On, Mode On,	Idle Mode (Off, Sleep O On, Sleep O Off, Sleep O On, Sleep O	ut ut ıt	Yes Yes Yes Yes Yes Yes Yes Yes							
Default	S	Status On Sequent SW Reset HW Reset	1	Default Normal Displ Normal Displ Normal Displ	ay Mod	e On							
Flow Chart	Refer to F	Partial Area	a (30h)										





8.2.12. Enter_normal_mode (13h)

13H					Enter	_norm	nal_m	ode					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	0	1	0	0	1	1	13
Parameter	No Paran	neter											
	This com	mand caus	ses the disp	olay module	to enter	the Nor	mal mod	de.					
.	Normal M	lode is def	ined as Pai	rtial Display	mode aı	nd Scrol	l mode a	are off.					
Description	The host	processo	r sends PO	CLK, HS an	d VS ir	nformatio	on to Ty	ype 2 d	lisplay n	nodules	two fra	mes be	fore this
	command	d is sent w	hen the dis	play module	is in Pa	rtial Dis	play Mo	de.					
Restriction	This com	mand has	no effect w	hen Normal	Display	mode is	already	y active.	•				
							_						
			Status			ailabilit	:y						
				Off, Sleep C		Yes							
Register Availability				On, Sleep C		Yes							
				Off, Sleep O		Yes Yes							
			idle Mode (On, Sleep O	ul	Yes							
	Sleep Ir	1				res							
		-					1						
		Status			t Value		4						
Default		On Sequer		Normal Disp									
SW Reset Normal Display Mode On													
	HW Reset Normal Display Mode On												
	Refer to	o the description of set_partial_area(30h) and set_scroll_area(33h)											
Flow Chart													





8.2.13. Exit invert mode (20h)

8.2.13. Exit_inv	ert_mo	ue (20	n)										
20H						_inver							
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	0	0	0	0	0	20
Parameter	No Parar												
Description				splay modul hanged. No ory			-	-		ne displ		Le. The	irame
Restriction	This com	mand has	s no effect	when the dis	splay m	odule is	not inve	erting th	l l e displa	l I I	 		
Register Availability	Normal Partial	Mode Or Mode On Mode On	, Idle Mode , Idle Mode	e Off, Sleep e On, Sleep Off, Sleep On, Sleep	Out Out Out	Yes Yes Yes Yes Yes Yes Yes	lity						
Default	5	Status On Seque SW Reset		Exit_in Exit_in	ult Valu vert_mo vert_mo	ode ode							
Flow Chart		exit_inve	ert_mode							Para D Ac	end mand meter isplay tion Mode		





8.2.14. Enter invert mode (21h)

	er_inve	11_11100	I C (2111)		_								
21H		T	T			r_inve			T		ı	1	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	0	0	0	0	1	21
Parameter	No Param												
				lay module to o status bits a			e data c	only on ti	ne displa	y device	e. The fra	ame mer	nory
			Me	mory					Displ	ay Par	nel		
		1	1.1.1	1111	1			1	1.1.1	1.1	1 1 1		
			+	 	\vdash							_	
Description		_			L.				ш,			_	
		_			-			_					
		-			\vdash	ļ		-				_	
		\dashv			+							_	
		\neg	- - - - - - - - - - 	 	T			_				_	
												_	
Restriction	This com	mand has	no effect wh	nen module is	alread	y in inve	rsion on	mode.					
			Status			Avail	ability						
	Norm	al Mode O	n, Idle Mod	e Off, Sleep	Out		es						
Register	Norm	al Mode O	n, Idle Mod	e On, Sleep	Out	Υ	es						
Availability	Partia	al Mode O	n, Idle Mod	e Off, Sleep (Out	Υ	es						
	Partia	al Mode O	n, Idle Mod	e On, Sleep (Out	Υ	es						
	Sleep In	1				Y	es						
		Status		Default	Value								
D ()	Power C	n Sequen	ce	Exit_inver	t_mode								
Default	S	W Reset		Exit_inver	t_mode								
	Н	W Reset		Exit_inver	t_mode								
									[Lege	end		
		Invert n	node off						_			一 :	
	'	liveiti	I I I						i L	Com	mand		
			L										
										Parai	meter		
		enter_inv	ert_mode									_	
									<	Di	isplay		
Flow Chart			V						/				
		(Invert m	node on)					<	Act	tion	/	
										N	lode	\	
									\			ノ	
										Se	quential		
									(ansfer)	
												ے ک	
									١				





8.2.15. Set_display_off (28h)

28H		ay_On (Se	t disc	lay_of	f					
2011	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	111.5	X	0	0	1	0	1	0	0	0	28
Parameter	No Param				·				<u> </u>				
Description	This comr	mand cause		ay module to be status bits a			the imag	e data d		splay de		e frame r	nemory
		+			<u> </u>			+					
Restriction	This comm	mand has r	o effect wh	nen module is	already	in displ	ay off mo	de.					
Register Availability	Normal I Partial N	Mode On, I Mode On, I Mode On, I Mode On, I	dle Mode (dle Mode (Off, Sleep Out On, Sleep Out Off, Sleep Out On, Sleep Out		Yes Yes Yes Yes Yes Yes							
Default	Power C	Status On Sequence W Reset W Reset	ce	Default \ Display Display Display	Off								
Flow Chart		set	display_o	ff						Displa Action Mode trans	er ay)	





8.2.16. Set_display_on (29h)


29H	Set_display_on												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	0	1	0	0	1	29
Parameter	No Paran	neter											
Description				olay module anged. No s							Panel		-
Restriction	This cor	nmand h	as no effe	ect when r	nodule	is alre	ady in	display	on mo	ode.			
Register Availability	Normal Partial	Mode On, Mode On, Mode On, Mode On,	Yes Yes Yes Yes Yes Yes Yes Yes	ty									
Default	S	Status On Sequent W Reset	nce	Disp Disp	It Value lay Off lay Off lay Off								
Flow Chart		set_d	lisplay_on y panel on								eter olay		





8.2.17. Set_column_address (2Ah)

2AH					Set_	colum	n_addı	ress					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	0	0	1	0	1	0	1	0	2A
1 st Parameter	1	1	1	Х	0	0	0	0	0	0	0	SC8	Note
2 nd Parameter	1	1	1	Х	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	1
3 rd Parameter	1	1	↑	Х	0	0	0	0	0	0	0	EC8	Note
4 th Parameter	1	1	1	Х	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	2
	This com	This command defines the column extent of the frame memory accessed by the host processor with the											
	read_mer	mory_conti	nue and wr	rite_memory	_continu	e comma	ınds. No	status bit	s are ch	anged.			



Restriction

Description

SC [8:0] always must be equal to or less than EC[8:0]. If SC[8:0] or EC[8:0] is greater than the available frame memory then the parameter is not updated.


	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

	Status		Default Value
	Power On Sequence	SC[8:0]=0000 _{HEX}	SC[8:0]=000 _{HEX} SE[8:0]=013F _{HEX}
Default	SW Reset	SC[8:0]=0000 _{HEX}	If Set_address_mode(36h) B5=0 : EC[8:0]=013F _{HEX} If Set_address_mode(36h) B5=1 : EC[8:0]=01DF _{HEX}
	HW Reset	SC[8:0]=0000 _{HEX}	SC[8:0]=000 _{HEX} SE[8:0]=013F _{HEX}
	-		

Page 60 of 143 Version: 0.5







Page 61 of 143



Description


a-Si TFT LCD Single Chip Driver 320RGBx480 Resolution and 262K color



8.2.18. Set_page_address (2Bh)

2BH		Set_page_address												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	Х	0	0	1	0	1	0	1	1	2B	
1 st Parameter	1	1	1	Х	0	0	0	0	0	0	0	SP8		
2 nd Parameter	1	1	1	х	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	XXX	
3 rd Parameter	1	1	1	х	0	0	0	0	0	0	0	EP8		
4 th Parameter	1	1	1	х	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	XXX	

This command defines the page extent of the frame memory accessed by the host processor with the write_memory_continue and read_memory_continue command. No status bits are changed.



SP [8:0] always must be equal to or less than EP [8:0].

If SP[8:0] or EP[8:0] is greater than the available frame memory then the parameter is not updated.


	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes

	Status		Default Value
	Power On Sequence	SP[8:0]=0000 _{HEX}	EP[8:0]=01DF _{HEX}
Default	SW Reset	SP[8:0]=0000 _{HEX}	If Set_address_mode(36h) B5=0 : EP[8:0]=01DF _{HEX} If Set_address_mode(36h) B5=1 : EP[8:0]=013F _{HEX}
	HW Reset	SP8:0]=0000 _{HEX}	EP[8:0]=01DF _{HEX}

Page 62 of 143 Version: 0.5







Page 63 of 143 Version: 0.5



Default

Power On Sequence

SW Reset

HW Reset

a-Si TFT LCD Single Chip Driver 320RGBx480 Resolution and 262K color



·						Write_	memo	ory_st	art				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	xx	0	0	1	0	1	1	0	0	2C
1 st pixel data	4	1	↑	D1	D1	D1	D1	D1	D1	D1	D1	D1	000003FF
i pixei data	1			[178]	7	6	5	4	3	2	1	0	000003FF
:	1	1	↑	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	000003FF
	<u> </u>	·		[178]	7	6	5	4	3	2	1	0	00000011
N [™] pixel data	1	1	↑	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	000003FF
μ				[178]	7	6	5	4	3	2	1	0	
	This com	nmand tra	ınsfers im	age data fr	om the	host pro	cessor to	o the dis	splay mo	dule's fr	ame me	mory sta	erting at the pi
Description	If set_add The colustored in memory page reg value or extra pix If set_add The colustored in until the increment	imn and in frame runtil the gister is in the host less are ignormal imn and inframe impage regionale. Pixe cessor second	pode (36h) poage regi nemory a column re noredservicessor nored. pode (36h) poage regi emory at ister equa	sters are rest (SC, SP) egister equal ed. Pixels are sends and B5 = 1: sters are rest (SC, SP).	eset to the control of the page (Eframe in	he Start column re End Column en to the nmand. he Start e registe EP) value nemory to	Column egister is umn (EC frame n if the num column er is then then until the	n (SC) as then it is value. The memory mber of an (SC) as incremage regional column	nd Start The col until the pixels ex and Start ented ar ster is th register	Page (Sinted and umn reg page re exceeds (SP), responded to SP), responded to SP are write to SP are the End of	pectively are written reserved then reserved the continuous terms of the column (Pixel Data in the frage to SC and exercise EP – SP + 1) Pixel Data in the frame memolumn registe EC) value or in the extra pixel Data in the extra pi
Restriction Register Availability	Normal Normal Partial	Otherwise of undefined I Mode Of Mode Of Mode Of Mode Of Mode Of Mode Of Other I Mode Of Mode Of I Mode Of	Status n, Idle Mo n, Idle Mo n, Idle Mo	ritten with v	ep Out	Availa Ye Ye Ye	ability es es es	_,	_	_	_	_	o define the w
Register	Normal Normal Partial	Otherwise of undefined I Mode Of I Mode Of Mod	Status n, Idle Mo n, Idle Mo n, Idle Mo	ns de Off, Sle de Off, Sle de Off, Sle	ep Out	Availa Ye	ability es es es	_,	_	_	_	_	
Register	Normal Normal Partial	Otherwise of undefined I Mode Of I Mode Of Mod	Status n, Idle Mo n, Idle Mo n, Idle Mo	ns de Off, Sle de Off, Sle de Off, Sle	ep Out	Availa Ye Ye Ye	ability es es es	_,	_	_	_	_	
Register	Normal Normal Partial	Otherwise of undefined I Mode Of I Mode Of Mod	Status n, Idle Mo n, Idle Mo n, Idle Mo	ns de Off, Sle de Off, Sle de Off, Sle	ep Out	Availa Ye Ye Ye	ability es es es	_,	_	_	_	_	

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 64 of 143

Version:


Contents of memory is set randomly

Contents of memory is not cleared

Contents of memory is not cleared











2EH						RAMR	D (Mem	ory Rea	d)				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	0	1	1	1	0	2E
1 st Parameter	1	1	1	х	х	х	х	х	х	х	х	х	х
2 nd Parameter	1	1	1	D1 [178]	D1 7	D1 6	D1 5	D1 4	D1 3	D1 2	D1 1	D1 0	000003FF
:	1	1	1	Dx [178]	Dx 7	Dx 6	Dx 5	Dx 4	Dx 3	Dx 2	Dx 1	Dx 0	000003FF
(N+1) [™] Parameter	1	1	1	Dn [178]	Dn 7	Dn 6	Dn 5	Dn 4	Dn 3	Dn 2	Dn 1	Dn 0	000003FF
	location	specified	by preced ode B5 =	ding set_co	olumn_a	ddress a	ınd set_r	oage_ad	dress co	ommand	s.		rting at the pix

Description

If set_address_mode B5 = 1:

processor sends another command.

The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The page register is then incremented and pixels read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value or the host processor sends another command.

from frame memory at (SC, SP). The column register is then incremented and pixels read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value or the host

Restriction

A read_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the read location. Otherwise, data read with read_memory_continue is undefined.

	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes


Default

Status	Default Value
Power On Sequence	Contents of memory is set randomly
SW Reset	Contents of memory is not cleared
HW Reset	Contents of memory is not cleared

Page 66 of 143 Version: 0.5










8.2.21. Set_partial_area (30h)

30H						Set_part	tial_ar	ea					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	1	0	0	0	0	30
1 st Parameter	1	1	1	Х	0	0	0	0	0	0	0	SR8	000 4DEL
2 nd Parameter	1	1	1	х	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	0001DFh
3 rd Parameter	1	1	1	х	0	0	0	0	0	0	0	ER8	000 4DEL
4 th Parameter	1	1	1	Х	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	0001DFh


This command defines the Partial Display mode's display area. There are two parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the following figure. SR and ER refer to the Frame Memory

If End Row > Start Row and set_address_mode B4 = 0:



Description


If End Row > Start Row and set_address_mode B4 = 1:



Page 68 of 143 Version: 0.5








Page 69 of 143 Version: 0.5





Page 70 of 143 Version: 0.5



8.2.22. Set_scroll_area (33h)

33H	Set_scroll_area												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	0	1	1	0	0	1	1	33
1 st Parameter	1	1	1	х	0	0	0	0	0	0	0	TFA [8]	0000
2 nd Parameter	1	1	↑	x	TFA [7]	TFA [6]	TFA [5]	TFA [4]	TFA 3]	TFA [2]	TFA [1]	TFA [0]	01E0
3 rd Parameter	1	1	1	x	0	0	0	0	0	0	0	VSA [8]	0000
4 th Parameter	1	1	1	x	VSA [7]	VSA [6]	VSA [5]	VSA [4]	VSA [3]	VSA [2]	VSA [1]	VSA [0]	01E0
5 th Parameter	1	1	1	х	0	0	0	0	0	0	0	BFA [8]	0000
6 th Parameter	1	1	1	х	BFA [7]	BFA [6]	BFA 5]	BFA [4]	BFA [3]	BFA [2]	BFA [1]	BFA [0]	01E0


This command defines the display vertical scrolling area.

set_address_mode (36h) B4 = 0:

The 1st & 2nd parameter, TFA[8:0], describes the Top Fixed Area in number of lines from the top of the frame memory. The top of the frame memory and top of the display device are aligned. The 3rd & 4th parameter, VSA[8:0], describes the height of the Vertical Scrolling Area in number of lines of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the bottom most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the top most line of the Bottom Fixed Area.

The 5th & 6th parameter, BFA[8:0], describes the Bottom Fixed Area in number of lines from the bottom of the frame memory. The bottom of the frame memory and bottom of the display device are aligned.

TFA, VSA and BFA refer to the Frame Memory Line Pointer.



Description

set_address_mode (36h) B4 = 1:

The 1st & 2nd parameter, TFA[8:0], describes the Top Fixed Area in number of lines from the bottom of the frame memory. The bottom of the frame memory and bottom of the display device are aligned.

The 3rd & 4th parameter, VSA[8:0], describes the height of the Vertical Scrolling Area in number of lines of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the top most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the bottom most line of the Bottom Fixed Area.

The 5th & 6th parameter, BFA[8:0], describes the Bottom Fixed Area in number of lines from the top of the frame memory. The top of the frame memory and top of the display device are aligned.


TFA, VSA and BFA refer to the Frame Memory Line Pointer.

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 71 of 143 Version: 0.5
















Page 73 of 143 Version: 0.5









Page 75 of 143 Version: 0.5





8.2.23. Set_tear_off (34h)

34H					S	et_tea	ır_off						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	1	0	1	0	0	34
Parameter	NO PARA	METER											
Description	This com	mand turns	s off the dis	play module	s Teari	ng Effec	t output	signal o	on the T	E signal	line.		
Restriction	This com	mand has	no effect w	hen the Tear	ing Effe	ect outpu	ut is alre	ady off.					
			Status		Av	ailabilit	ty						
	Normal	Mode On,	Idle Mode	Off, Sleep O	ut	Yes							
Register Availability	Normal	Mode On,	Idle Mode	On, Sleep O	ut	Yes							
Tregister Availability	Partial I	Mode On,	Idle Mode (Off, Sleep Ou	ıt	Yes							
	Partial I	Mode On,	Idle Mode (On, Sleep Οι	ıt	Yes							
	Sleep In	1				Yes							
Default			nce	OFF OFF OFF									
Flow Chart		Set_te	,							Para D Ac	end mand meter iisplay tion Mode equentiaransfer		






8.2.24. Set tear on (35h)

35H						Cat								
1	DICY	DDY	MPY	D47.0		Set_te			D.C.		P.1		LIEV	
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command 1 st Parameter	0	1	↑ ↑	X	0	0	1	1	0	1	0	1	35	
	1	1		X		Х	Х	X	X	X	X	TELOM	XX	
	Inis comr	nana turns	on the tea	ring Effect o	utput sig	nai on tr	ie i E sig	gnai iine.	ine iE	: signai i	s not att	ected by cn	anging	
	set_addre	ess_mode (3	36h) bit B4	Line Addre	ess Orde	r).								
	The Teari	na Effect Li	ne On has	one param	eter that	describe	s the Te	aring Ef	fect Out	put Line	mode.			
		3						3						
	If TELOM	= 0:												
	The Teari	ng Effect O	utput line	consists of V	/-Blankin	g inform	ation on	ly.						
			•	1		-		tvdl			1	tudh		
				—				tvui			→-	tvdh		
			. /	$\overline{}$							/ -	$\overline{}$		
	Vertical	Time Sca	ıle /	V								/		
Description				'\							_ '			
	If TELOM	= 1:												
	The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information.													
		//	\	Λ Λ	\ /	' \				\ /	\ /			
		/ V-Sy	←			_				Ш	\rightarrow	V-Sync\—		
			Invisible Line	Line							480th Line			
	The Tear	ing Effect (Output lin	e shall be a	ctive lo	w when	the disp	olay mod	dule is i	n Sleep	mode.			
Restriction	This comr	mand has n	o effect wh	nen Tearing	Effect ou	ıtput is a	Iready C	N.						
		S	tatus		Ava	ilability								
	Normal I	Mode On, Id	dle Mode (Off, Sleep O	ut	Yes								
Register	Normal I	Mode On, Id	dle Mode (On, Sleep O	ut	Yes								
Availability	Partial N	Mode On, Id	dle Mode C	Off, Sleep Ou	ut	Yes								
	Partial N	Mode On, Id	dle Mode C	On, Sleep Ou	ut	Yes								
	Sleep In					Yes								
	S	tatus	Defau	ılt Value										
Defends		n Sequenc		OFF										
Default	SW	/ Reset	(OFF										
	HW	/ Reset	(OFF										











8.2.25. Set_address_mode (36h)

36H					Set_	addres	ss_mo	de					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	0	0	1	1	0	1	1	0	36
1 st Parameter	1	1	1	Х	В7	В6	B5	B4	В3	0	B1	B0	XX

This command defines read/write scanning direction of frame memory.

This command makes no change on the other driver status.

Bit	Description	Comment
B7	Page Address Order	
B6	Column Address Order	
B5	Page/Column Selection	
B4	Vertical Order	
В3	RGB/BGR Order	
B2	Display data latch data order	Set to '0'
B1	Horizontal Flip	
В0	Vertical Flip	

- · Bit B7 Page Address Order
 - '0' = Top to Bottom
 - '1' = Bottom to Top
- · Bit B6 Column Address Order
 - '0' = Left to Right
 - '1' = Right to Left
- Bit B5 Page/Column Order
- Description
- '0' = Normal Mode
- '1' = Reverse Mode
- · Bit B4 -Line Address Order
 - '0' = LCD Refresh Top to Bottom
 - '1' = LCD Refresh Bottom to Top
- · Bit B3 RGB/BGR Order
 - '0' = Pixels sent in RGB order
 - '1' = Pixels sent in BGR order
- · Bit B2 Display Data Latch Data Order

This bit is not applicable for this project, so it is set to '0'. (Not supported)

- · Bit B1 Horizontal Flip
 - '0' = Normal display
 - '1' = Flipped display
- · Bit B0 Vertical Flip
 - '0' = Normal display
 - '1' = Flipped display

X = Don't care

Page 79 of 143 Version: 0.5





	B5	В6	В7	Image in Frame Memory	В5	В6	В7	Image in Frame Memory
	0	0	0	B	1	0	0	
	0	0	1	E	1	0	1	
	0	1	0	B	1	1	0	
	0	1	1	E	1	1	1	
				B3 =	= 0			
				Memory R G B	RGB →	_	isplay R G	
				B3 = Memory Sent E		_	isplay <mark>B G</mark>	
Restriction								





	Status	Availability
	Normal Mode On, Idle Mode Off, Sleep Out	Availability Yes
	Normal Mode On, Idle Mode On, Sleep Out	Yes
Register Availability	Partial Mode On, Idle Mode Off, Sleep Out	Yes
	Partial Mode On, Idle Mode On, Sleep Out	Yes
	Sleep In	Yes
Default	Status Default Value Power On Sequence 0000 0000 _{HEX} SW Reset No Change HW Reset 0000 0000 _{HEX}	
Flow Chart	Address mode Set_address_mode B7,B6,B5,B4,B0 New Address mode	



8.2.26. Set_scroll_start (37h)

37H	Set_scroll_start													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	0	0	1	1	0	1	1	1	37	
1 st Parameter	1	1	1	х	0	0	0	0	0	0	0	VSP 8	xx	
2 nd Parameter	1	1	1	х	VSP 7	VSP 6	VSP 5	VSP 4	VSP 3	VSP 2	VSP 1	VSP 0	xx	

This command sets the start of the vertical scrolling area in the frame memory. The vertical scrolling area is fully defined when this command is used with the set_scroll_area command


The set_scroll_start command has one parameter, the Vertical Scroll Pointer. The VSP defines the line in the frame memory that is written to the display device as the first line of the vertical scroll area.

The displayed image also depends on the setting of the Line Address Order bit, B4, in the set_address_mode register. See the examples below.

If set_address_mode (R36h) B4 = 0:

Example:

When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = 480 and VSP = 3.




Description

If set_address_mode (R36h) B4 = 1:

tearing effect. VSP refers to the Frame Memory line Pointer.

Example

When Top Fixed Area = Bottom Fixed Area = 00, Vertical Scrolling Area = 480 and VSP='3'.



Note: When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid

Restriction Since

Since the value of the Vertical Scrolling Start Address is *absolute* (with reference to the Frame Memory), it must not enter the fixed area (defined by Vertical Scrolling Definition (33h) – otherwise undesirable image will be

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 82 of 143 Version: 0.5





	displayed on the Panel.		
	Status		Availability
	Normal Mode On, Idle Mo	ode Off, Sleep Out	Yes
Register	Normal Mode On, Idle Mo	ode On, Sleep Out	Yes
Availability	Partial Mode On, Idle Mo	de Off, Sleep Out	No
	Partial Mode On, Idle Mo	de On, Sleep Out	No
	Sleep In		Yes
	Status	Default Value	
Default	Power On Sequence	0000 _{HEX}	
Delault	SW Reset	0000 _{HEX}	
	HW Reset	0000 _{HEX}	
Flow Chart	Refer to the description set	_scroll_area (33h)	





8.2.27. Exit_idle_mode (38h)

38H		_	,		Ex	it idle	_mode)					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	Х	0	0	1	1	1	0	0	0	38
Parameter	NO PARA	METER											
Description	This comn	mand cause	es the displa	ay module to e	exit Idle	mode.							
Restriction	This comn	nand has n	o effect wh	en the display	module	e is not ir	ı Idle mo	de.					
Register Availability	Normal N	Mode On, I Mode On, I Mode On, I Mode On, I	dle Mode C dle Mode O	off, Sleep Out on, Sleep Out ff, Sleep Out n, Sleep Out	Y Y Y	es es es es es es es							
Default	Power O	Status On Sequence W Reset W Reset	e lo	efault Value dle Mode Off dle Mode Off dle Mode Off									
Flow Chart		Exit_i	dle_mode								eter olay		






8.2.28. Enter_idle_mode (39h)

39H	inter_iaie		(0011)		Ent	er id	e m	ode	j.					
3911	D/CX	RDX	WRX	D17-8	D7	D6	D		D4	D3	D2	D1	D0	HEX
Command	0	1	111 0	х	0	0	1		1	1	0	0	1	39
Parameter	NO PARAM		'									<u> </u>		- 00
Description	This comm In Idle Mo of the R, C	ode, color e	xpression	is reduced	d. Color	s are s	hown		the dis		nel Disp		MSB o	f each
	Black Blue Red Magenta Green Cyan Yellow White	R5 R4 R3 0XX 0XX 1XX 1XX 0XX 1XX 1XX 1X	XXX XXX XXX XXX XXX XXX	0X 0X 0X 1X 1X	3 G2 G1 XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX	G0	0 1 0 1 0 1	XXX XXX	<pre> </pre> /www.example.com /www.example.com /www.example.com /www.example.com /www.example.com /www.example.com					












8.2.29. Set_pixel_format (3Ah)

	Set pixel format D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 HEX												
3AH	D/OY	DDY	WDY	D17.0		1			Do	D0			LIEV
0													
Command 1 st Parameter	0	1	↑ •	X	0	0	1	1	1	0	1	0	3A
1" Parameter	1	1		Х	Х	D6	D5	D4	Х	D2	D1	D0	XX
	This comr	mand se	ts the pixe	el format f	or the	RGB	image	data us	ed by tl	ne intei	rface.		
	Bits [D[6:4] —	DPI Pixel	Format D	efinitio	n							
	Bits [0[2:0] –	DBI Pixel	Format D	efinitio	n							
	Bits [D7 and E	03 are not	t used.									
	If a particu	ular inter	face, eith	er DBI or	DPI, is	not ι	ised th	en the c	orresp	onding	bits in	the pa	rameter
	are ignore	ed.											
Description								11					
Description	Contr			r Format		5/D2	D5/D1	D4/D0					
			t defined			0	0	0					
			xel (8 colo	r)		0	0	1					
			t defined			0	1	0					
			t defined t defined			1	0	0					
	1		(65,536 co	olors)		1	0	1					
			(262,144 c			1	1	0					
			defined	,		1	1	1					
Restriction	There is no	visible e	effect until t	he Frame N	Memory	is wr	itten to.						
		St	atus		Availa	bility]						
			e Mode Off,		Υe	s s							
Register	Normal Mo	de On, Idl	e Mode On,	Sleep Out	Υe	:S							
Availability			e Mode Off,		Ye								
		de On, Idl	e Mode On,	Sleep Out	Ye								
	Sleep In				Υe	S.							
	Sta			efault Value)								
Default	Power On		1	18bit/pixel No change		4							
	SW Reset		4										
	HW Reset		J										











8.2.30. Write_Memory_Continue (3Ch)

3CH	Write_Memory_Continue													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	0	0	1	1	1	1	0	0	3C	
1 St Devementer	4	4	*	D1	D1	D1	D1	D1	D1	D1	D1	D1	000	
1 st Parameter	l	I		[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF	
x st Parameter	4	4	*	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	Dx	000	
x Parameter	l	ı		[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF	
Nist Davanastav	4	4	*	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	000	
N st Parameter	ļ	I		[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF	

This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write_memory_continue or write_memory_start command.

If set_address_mode B5 = 0:

Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value or the host processor sends another command. If the number of pixels exceeds (EC - SC + 1) * (EP - SP + 1) the extra pixels are ignored.

Description

If set_address_mode B5 = 1:

Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The page register is then incremented and pixels are written to the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are written to the frame memory until the column register equals the End column (EC) value or the host processor sends another command. If the number of pixels exceeds (EC - SC + 1) * (EP - SP + 1) the extra pixels are ignored.

Frame Memory Access and Interface setting (B3h), WEMODE=0

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.

Frame Memory Access and Interface setting (B3h), WEMODE=1

When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

Restriction

A write_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the write address. Otherwise, data written with write memory continue is written to undefined addresses.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Page 89 of 143 Version: 0.5



	Status	Default Value
Default	Power On Sequence	All zero
Delault	SW Reset	No change
	HW Reset	All zero
Flow Chart	Im D1[17	emory_continue lage Data 7:0],D2[17:0]Dn[17:0] ett Command






8.2.31. Read_Memory_Continue (3Eh)

3EH	Read_Memory_Continue													
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	х	0	0	1	1	1	1	1	0	3E	
1 st Parameter	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	
2 nd Parameter	1	↑	1	D1	D1	D1	D1	D1	D1	D1	D1	D1	000	
				[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF	
x st Parameter	1	1	1	Dx [178]	Dx [7]	Dx [6]	Dx [5]	Dx [4]	Dx [3]	Dx [2]	Dx [1]	Dx [0]	000 3FF	
				Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	Dn	000	
N st Parameter	1	↑	1	[178]	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	3FF	
	This comma	This command transfers image data from the display module's frame memory to the host processor continuing from the												
	location follo	location following the previous read_memory_continue or read_memory_start command.												
	If set_addre	If set_address_mode B5 = 0:												
	Pixels are	Pixels are read continuing from the pixel location after the read range of the previous read_memory_start or												
	read memo	read_memory_continue. The column register is then incremented and pixels are read from the frame memory until the												
	_													
	column regi	column register equals the End Column (EC) value. The column register is then reset to SC and the page register is												
	incremented	incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value or the host												
Description	processor s	processor sends another command.												
	If set_addre	ess mode	B5 = 1:											
	_	_				ul		f 41						
	Pixels are re	ead contini	uing from th	e pixel locati	on after	ine read	range o	tne pre	vious rea	ad_mem	ory_star	t or		
	read_memo	ory_continu	ie. The pag	e register is t	hen incr	emented	and pix	els are r	ead from	the fran	ne memo	ory until	the page	
	register equ	als the En	d Page (EP) value. The	page reg	jister is t	hen rese	et to SP a	and the o	column r	egister is	s increm	ented.	
	Pixels are re	ead from th	ne frame me	emory until th	e colum	n reaiste	r equals	the End	Column	ı (EC) va	llue or th	e host p	rocessor	
				, . ,		3				(-, -		,		
	sends anoth	ner comma	ına.											
	A read_mer	mory_start	should follo	ow a set_col	umn_ad	dress, s	et_page	_address	or set_	_address	_mode t	to define	the read	
Restriction	location. Otl	herwise. da	ata read wit	h read mem	orv conf	inue is u	ındefined	d.						
		St	atus		Availa	bility								
				, Sleep Out	Ye	S								
Register				, Sleep Out	Ye									
Availability			e Mode Off,		Ye									
		ode On, Idi	e Mode On,	Sleep Out	Ye									
	Sleep In				Ye	5								
						-								
		itus		Default Value										
Default	Power On	-	e	Random data	l									
	SW Reset			No change										
	HW Reset		<u> </u>	Random data	l	_								











8.2.32. Set Tear Scanline (44h)

	et_Tear_	_Scanii	ne (44r	1)		_								
44H							Scanlir		1	1	1	1		
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	0	1	1	Х	0	1	0	0	0	1	0	0	44	
1 st Parameter	1	1	↑	xx	0	0	0	0	0	0	0	STS [8]	0x	
nd -					STS	STS	STS	STS	STS	STS	STS	STS		
2 nd Parameter	1	1	<u> </u>	XX	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	XX	
Description	TE signal is describes the Vertical T	This command turns on the display Tearing Effect output signal on the TE signal line when the display reaches line N. The TE signal is not affected by changing set_address_mode bit B4. The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode. Vertical Time Scale The Tearing Effect Output line shall be active low when the display module is in Sleep mode.												
Restriction	-													
Register Availability	Status Availability Normal Mode On, Idle Mode Off, Sleep Out Yes Normal Mode On, Idle Mode On, Sleep Out Yes Partial Mode On, Idle Mode Off, Sleep Out Yes Partial Mode On, Idle Mode On, Sleep Out Yes Sleep In Yes													
Default	Power On SW Reset HW Reset		ST	Default Valud S[8:0]=8'h00 No change S[8:0]=8'h00	00]								
Flow Chart	TE Output On or Off Command Set_tear_scanline Parameter Display Action Mode TE Output On the Nth line Sequential transfer													





8.2.33. Get_Scanline (45h)

45H	Get_Scanline												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	0	1	0	0	0	1	0	1	45
1 st Parameter	1	1	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
2 nd Parameter	1	↑	1	XX	0	0	0	0	0	0	0	GTS [8]	0x
3 rd Parameter	1	1	1	xx	GTS [7]	GTS [6]	GTS [5]	GTS [4]	GTS [3]	GTS [2]	GTS [1]	GTS [0]	xx
Description	device is de	efined as V	SYNC + VB	an line, N, us P + VACT + eturned by ge	VFP. Th	e first so	can line i						. ,
Restriction	None												
Register Availability	Normal Mo	ode On, Id ode On, Id ode On, Idl			Yee Yee Yee	S S S							
Flow Chart	get_scanline Command Parameter Display Action Send 1st parameter GTS[9:8] Mode Sequential transfer												





Read_DDB_Start (A1h) 8.2.34.

	licad_bi			<u>, </u>	Ros	d DD	R Star	+					
A1H	D/CX	RDX	WRX	D17-8	D7	D6	D_ Star	D4	D3	D2	D1	D0	HEX
Command	0		VV □ ∧		1	0	1	0	0	0	0	1	
1 st Parameter	1	1	1	X									A1
i Farameter	I	I	-	Х	ID2	ID2	X ID2	X ID2	X ID2	ID2	ID2	ID2	Х
2 nd Parameter	1	1	1	xx	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	xx
					ID2	ID2	ID2	ID2	ID2	ID2	ID2	ID2	
3 rd Parameter	1	1	1	xx	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	xx
					ID1	ID1	ID1	ID1	ID1	ID1	ID1	ID1	
4 th Parameter	1	1	1	xx	[15]	[14]	[13]	[12]	[11]	[10]	[9]	[8]	XX
					ID1	ID1	ID1	ID1	ID1	ID1	ID1	ID1	
5 th Parameter	1	1	1	xx	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	XX
6 th Parameter	1	1	1	xx	1	1	1	1	1	1	1	1	FF
Description		ter: Supplie er: Supplie er: Supplie er: Supplie	er Elective D r Elective D r ID1[15:8]	oata ID code ata ID code									
Restriction													
Register Availability	Normal Mo	ode On, Id ode On, Id ode On, Idl	le Mode On	, Sleep Out , Sleep Out Sleep Out Sleep Out	Yee Yee Yee	es es es							
Flow Chart			1s 2nd 3rd 4th 5th	d_DDB_st mmy Rea t paramete D2[15: 8] d paramete ID2[7:0] paramete ID1[7:0]	d er er		ost 9481			Acti	nand neter splay		





Sequential transfer

8 2 35 Command Access Protect (B0h)

8.2.35. Co	mmar	nd Acc	cess P	rotect	(B0h))							
В0Н						Comma	nd Acc	ess Pro	tect				
	D/CX	RDX	WRX	D17-8	3 D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	xx	1	0	1	1	0	0	0	0	B0
1 st parameter	1	1	↑	xx	0	0	0	0	0	0	MCAP[1]	MCAP[0]	XX
	MCAP	P[1:0] U	ser Comn	nand I	Protect c	ommand		Manufa	acturer	Comi	mand		
	WOAI	[1.0] 0	00h ~ Al			B0h B1h ~ DFI			E0h~		F0h~FFh		
	2'h	0	Yes		Υe			Yes	Ye		Yes		
Description	2'h	1	Yes		Υe	s	,	Yes	Ye	s	No		
	2'h	2	Yes		Υe	s	,	Yes	No)	No		
	2'h	3	Yes		Υe	s		No	No)	No		
			Status			Availa	_						
			n, Idle Mo			Ye							
Register			n, Idle Mo			Ye							
Availability			n, Idle Mod			Ye							
			n, Idle Mod	ie On, Si	eep Out	Ye							
	Sleep	III				Ye	5						
								-					
		Status			Default \	'alue							
Default	Power	On Sequ	ence	N	//CAP[1:0]=2'h0							
Delault	;	SW Rese	t		No cha	nge							
		HW Rese	t	N	//CAP[1:0]=2'h0							
									Ī		Legend		
			Sleep	Mode)				į		Legena	i	
		_							. !		Command	ı ¦	
			•	▼					į			<u> </u>	
		Lo	w Power I	Mode Co	ontrol				!		Paramete	r / ¦	
									į	_			
			,	L					-	<	Displa	y :	
Flow Chart		/		TR=1	$\overline{}$				-				
	DSTB=1 Action												
												\prec	
		_		7	_				į	(Mode		
					. `								

Deepstandby Mode





8.2.36. Frame Memory Access and Interface Setting (B3h)

взн		Frame Memory Access and Interface Setting											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	0	0	1	1	В3
1 st parameter	1	1	1	XX	0	0	0	0	0	0	WEMODE	0	XX
2 nd parameter	1	1	1	XX	0	0	0	0	0	TEI[2]	TEI[10]	TEI[0]	XX
3 rd parameter	1	1	↑	XX	0	0	0	0	0	DENC[2]	DENC[1]	DENC[0]	xx
4 th parameter	1	1	1	XX	0	0	EPF[1]	EPF[0]	0	0	0	DFM	XX

WEMODE: Memory write control

WEMODE=0: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the exceeding data will be ignored.

WEMODE=1: When the transfer number of data exceeds (EC-SC+1)*(EP-SP+1), the column and page number will be reset, and the exceeding data will be written into the following column and page.

TEI[2:0]: ILI9481 starts to output TE signal in the output interval set by TEI[2:0] bits.

TEI[2:0]	Output Interval
000	1 frame
001	2 frame
011	4 frame
101	6 frame
Others	Setting Prohibited

DENC[2:0]: Set the GRAM write cycle through the RGB interface

DENC[2:0]	GRAM Write Cycle (Frame periods)
000	1 Frame
001	2 Frames
010	3 Frames
011	4 Frames
100	5 Frames
101	6 Frames
110	7 Frames
111	8 Frames

Description

DFM: The bit is used to define image data write/read format to the Frame Memory in DBI Type B (16bit bus interface) and DBI Type C serial interface operation.

EPF[1:0] Set the data format when 16bbp (R,G,B) to 18 bbp (r, g, b) is stored in the internal GRAM.

EPF[1:0]	Expand 16bbp (R,G,B) to 18 bbp (R, G, B)
	"0" is inputted to LSB
	$r[5:0] = \{R[4:0], 0\}$
	$g[5:0] = \{G[5:0]\}$
00	$b[5:0] = \{B[4:0], 0\}$
	Exception:
	R[4:0], B[4:0]=5'h1F \rightarrow r[5:0], b[5:0] = 6'h3F
	"1" is inputted to LSB
	$r[5:0] = \{R[4:0], 1\}$
	$g[5:0] = \{G[5:0]\}$
01	b[5:0] = {B[4:0], 1}
	TET TO CE TO J
	Exception:

Page 97 of 143 Version: 0.5





	10	R[4:0], B[4:0]=5'h MSB is inputted to r[5:0] = {R[4:0], R g[5:0] = {G[5:0]} b[5:0] = {B[4:0], B Setting disabled	LSB [4]}	[5:0] = 6'h00		
Register Availability	Normal Mode On, Idle Normal Mode On, Idle Partial Mode On, Idle Partial Mode On, Idle Sleep In	Mode Off, Sleep Out Mode On, Sleep Out Mode Off, Sleep Out	Yes Yes Yes Yes Yes Yes Yes			
Default	Status Power On Sequence SW Reset HW Reset	Defa WEMODE=1, TEI[2:: DFM=1'h0, EPF[1:0] No change WEMODE=1, TEI[2:: DFM=1'h0, EPF[1:0]	=2'h0 D]=3'h0, DENC			





8.2.37. Display Mode and Frame Memory Write Mode Setting (B4h)

	piay wo		Dienles	Mode an	d Er	ame M	omor		<u> </u>		20		
B4H	D/CV	DDV				D6						DO	LIEV
Command	D/CX 0	RDX 1	WRX	D17-8	D7 1	0	D5 1	D4 1	D3 0	D2 1	D1 0	D0 0	HEX B4
1 st parameter	1	1	↑	xx	0	0	0	RM	0	0	0	DM	XX
1 parameter		t the displa	operation		-		U	11101	U			DIVI	AA
	DMO		'	splay Interfa	00								
	0			l system cloc									
	1			(RGB) interf									
		.01#:		, ,									
	The Diviti	:0] setting	allows switc	hing betweer	1 inter	nai cioc	k operat	ion mod	e and e	kternai c	iispiay ir	iterrace (operatio
	mode.												
	RM Selec	t the interfa	ce to acces	s the GRAM.									
	Set I	RM to "1" w	nen writing	display data I	ny tha	RGR int	orfaco						
	-				Jy tile	TIGD IIII	eriace.						
	RM		ce for RAM										
	0		erface (CPL	<u> </u>									
Description	1	DPI Int	erface (RGE	3)									
		01.1					(DI)	D:					
	Display	State	Operat	ion Mode		AM Acc		•			Mode (D		
	Still pict	ures	Internal clo	ock operation	٤	System i (RM			Interna	al clock ((DM =	operatio n	n	
	l —					RGB inf			R	GB inter			
	Moving	pictures	RGB in	terface (1)		(RM	= 1)			(DM =	1)		
	Davumita	still picture	area while I	RGB interface	9 8	System i	nterface		R	GB inte	face		
	Rewrite	•				(RM	= 0)			(DM =	1)		
		ng moving p	oictures.			_							
	Displayi	ng moving p		a the system	interfa	•		асе.					
	Displayi	ng moving p		a the system	interfa	•		асе.					
	Displayi	ng moving p		a the system	interfa	•		асе.					
	Displayi	ng moving p		a the system	interfa	•		ace.					
	Displayi	ng moving plegisters are		a the system	_	•	PI interfa	ace.					
	Displayi Note 1: R	ng moving proving proving segisters are	e set only via	ff, Sleep Out	_	ace or Si	PI interfa	ace.					
Register	Note 1: R	ng moving proving prov	tatus dle Mode O	if, Sleep Out n, Sleep Out	_	ace or Si ailability Yes Yes	PI interfa	ace.					
Register Availability	Note 1: R	ng moving progressions are segisters are segisters are segisters. Segment of the segisters are segisters are segisters are segisters are segisters are segisters are segisters. Segisters are segisters.	tatus dle Mode O	if, Sleep Out n, Sleep Out f, Sleep Out	_	ailability Yes Yes Yes	PI interfa	ace.					
-	Note 1: R Normal Normal Partial N	egisters are Mode On, Io	tatus dle Mode O	if, Sleep Out n, Sleep Out	Ava	ailability Yes Yes Yes Yes	PI interfa	ace.					
-	Note 1: R	egisters are Mode On, Io	tatus dle Mode O	if, Sleep Out n, Sleep Out f, Sleep Out	Ava	ailability Yes Yes Yes	PI interfa	ace.					
-	Normal Normal Partial I Sleep In	Mode On, Ic Mode On, Ic	tatus dle Mode O	ff, Sleep Out n, Sleep Out f, Sleep Out n, Sleep Out	Ava	ailability Yes Yes Yes Yes	PI interfa	ace.					
-	Normal Normal Partial N Sleep In	segisters are Segisters are Mode On, Ic Mode On, Ic	tatus dle Mode O dle Mode Of	ff, Sleep Out n, Sleep Out f, Sleep Out n, Sleep Out	Ava	ailability Yes Yes Yes Yes	PI interfa	ace.					
-	Note 1: R Normal Normal Partial N Sleep In	egisters are S Mode On, Io	tatus dle Mode Or dle Mode Or dle Mode Or e DM=0,	ff, Sleep Out n, Sleep Out f, Sleep Out n, Sleep Out n, Sleep Out Default V	Ava	ailability Yes Yes Yes Yes	PI interfa	ace.					
Availability	Note 1: R Normal Normal Partial N Sleep In	segisters are Segisters are Mode On, Ic Mode On, Ic	tatus dle Mode O dle Mode Of	if, Sleep Out n, Sleep Out f, Sleep Out n, Sleep Out N, Sleep Out RM=0 nge	Ava	ailability Yes Yes Yes Yes	PI interfa	ace.					

Page 99 of 143 Version: 0.5





Device Code Read (BFh) 8.2.38.

BFH					evice	Code	Read						
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	XX	1	0	1	1	1	1	1	1	BF
1 st parameter	1	↑	1	х	х	Х	Х	Х	Х	Х	Х	Х	х
2 nd parameter	1	↑	1	XX	0	0	0	0	0	0	1	0	02
3 rd parameter	1	↑	1	XX	0	0	0	0	0	1	0	0	04
4 th parameter	1	1	1	XX	1	0	0	1	0	1	0	0	94
5 th parameter	1	1	1	XX	1	0	0	0	0	0	0	1	81
6 th parameter	1	1	1	XX	1	1	1	1	1	1	1	1	FF
Description	2 nd parameter: M 3 rd parameter: M 4 th parameter: D 5 th parameter: D 6 th parameter: E	IIPI Allian Device ID o	ce code code of ILIS										
		Status			Availab	ilitv							
	Normal Mode (On, Idle M	ode Off, SI	eep Out	Yes								
Register	Normal Mode (On, Idle M	ode On, SI	eep Out	Yes								
Availability	Partial Mode C	n, Idle Mo	ode Off, Sl	eep Out	Yes								
	Partial Mode C	n, Idle Mo	ode On, Sl	eep Out	Yes								
	Sleep In				Yes								
	Status			Default V	alue								
Default	Power On Seq	uence		02,04,94,8	1,FF								
Delault	SW Rese	t		No char	ige								
	HW Rese	t		02,04,94,8	81,FF								






8.2.39. Panel Driving Setting (C0h)


C0H						Panel D	riving S	Setting					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	1	1	0	0	0	0	0	0	C0
1 st Parameter	1	1	↑	0	0	0	0	REV	SM	GS	0	0	х
2 nd Parameter	1	1	↑	0	0	0	NL [5]	NL [4]	NL [3]	NL [2]	NL [1]	NL [0]	xx
3 rd Parameter	1	1		0	0	SCN [6]	SCN [5]	SCN [4]	SCN [3]	SCN [2]	SCN [1]	SCN [0]	xxx
4 th Parameter	1	1	1	0	0	0	0	NDL	0	PTS [2]	PTS [1]	PTS [0]	xxx
5 th Parameter	1	1	1	0	0	0	0	PTG	ISC [3]	ISC [2]	ISC [1]	ISC [0]	xxx

SM: Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module.



Page 101 of 143 Version: 0.5





REV: Enables the grayscale inversion of the image by setting REV=1.

REV	GRAM Data	Source Output in	Display Area
ne v	GRAW Data	Positive polarity	negative polarity
	18'h00000	V63	V0
0	:	:	:
	18'h3FFFF	V0	V63
	18'h00000	V0	V63
1	:	:	:
	18'h3FFFF	V63	V0

NL[5:0]: Sets the number of lines to drive the LCD at an interval of 8 lines. The GRAM address mapping is not affected by the number of lines set by NL[5:0]. The number of lines must be the same or more than the number of lines necessary for the size of the liquid crystal panel.

NL[5:0]	LCD Drive Line
6'h00 ~ 6'h3B	8 * (NL5:0]+1) lines
Others	Setting inhibited

	Scann		ning Start Position			
SCN[6:0]	S	M=0	9	6M=1		
	GS=0	GS=1	GS=0	GS=1		
00h ~ 3Bh	G[1+SCN[6:0]*4]	G[480 - SCN[6:0]*4]	G[1+SCN[6:0]*8]	G[480 - SCN[6:0]*8]		
3Ch ~ 77h	G[1+SCN[6:0]*4]	G[480 - SCN[6:0]*4]	G[2+(SCN[6:0]-3Ch)*8]	G[479 - (SCN[6:0]-3Ch)*8]		
Others	Setting disabled	Setting disabled	Setting disabled	Setting disabled		

NDL: Sets the source output level in non-display area. Settings are different to normally black panels and normally white panels.

NDL -	Non-dis	splay Area
NDL	Positive	Negative
0	V63	V0
1	V0	V63

PTG: Sets the scan mode in non-display area. Select frame-inversion AC drive when interval-scan is selected.

PTG	Scan Mode in non-display area
0	Normal Scan
1	Interval Scan

ISC[3:0]: Set the scan cycle when PTG selects interval scan in non-display area drive period. The scan cycle is defined by n frame periods, where n is an odd number from 3 to 31. The polarity of liquid crystal drive voltage from the gate driver is

Page 102 of 143 Version: 0.5





inverted in the same timing as the interval scan cycle.

ISC[3:0]	Scan cycle	(f _{FRAME})=60Hz
4'h0	Setting inhibited	_
4'h1	3 frames	50ms
4'h2	5 frames	84ms
4'h3	7 frames	117ms
4'h4	9 frames	150ms
4'h5	11 frames	184ms
4'h6	13 frames	217ms
4'h7	15 frames	251ms
4'h8	17 frames	284ms
4'h9	19 frames	317ms
4'hA	21 frames	351ms
4'hB	23 frames	384ms
4'hC	25 frames	418ms
4'hD	27 frames	451ms
4'hE	29 frames	484ms
4'hF	31 frames	518ms

PTS[2:0]:

Set the source output level in non-display area drive period (front/back porch period and blank area between partial displays).

When PTS[2] = 1, the operation of amplifiers which generates the grayscales other than V0 and V63 are halted and the step-up clock frequency becomes half the normal frequency in non-display drive period in order to reduce power consumption.

	Source ou	utput level	Grayscale	
PTS[2:0]	Positive polarity	Negative polarity	amplifier	Step-up clock frequency
	Fusitive polarity	negative polarity	in operation	
000	V63	V0	V63 and V0	Register Setting(DC1, DC0)
001	V0	V63	-	-
010	GND	GND	V63 and V0	Register Setting(DC1, DC0)
011	Hi-Z	Hi-Z	V63 and V0	Register Setting(DC1, DC0)
100	Setting Prohibited	Setting Prohibited		
101	Setting Prohibited	Setting Prohibited		
110	Setting Prohibited	Setting Prohibited		
111	Setting Prohibited	Setting Prohibited		

Restriction

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Page 103 of 143 Version: 0.5





	Status	Default Value
	n Sequence	SM=0, GS=0, REV=1, NL[6:0]=7'h3B, SCN[6:0]=0, NDL=0, PTG=1, ISC[3:0]=4'h1, PTS[2:0]=3'h2
efault SW Rese	et	No change
HW Rese	et	SM=0, GS=0, REV=1, NL[6:0]=7'h3B, SCN[6:0]=0, PTG=1, NDL=0,ISC[3:0]=4'h1, PTS[2:0]=3'h2





8.2.40. Display_Timing_Setting for Normal Mode (C1h)

C1H					Displ	ay_Timi	ing_Set	ting for I	Normal M	lode			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	0	0	0	1	C1
1 st Parameter	1	1		0	0	0	0	BC0	0	0	DIV0[1]	DIV0[0]	х
2 nd Parameter	1	1	↑	0	0	0	0	RTN0[4]	RTN0[3]	RTN0[2]	RTN0[1]	RTN0[0]	xx
3 rd Parameter	1	1	↑	0	FP0[3]	FP0[2]	FP0[1]	FP0[0]	BP0[3]	BP0[2]	BP0[1]	BP0[0]	xxx

BC0: BC0 is used to select VCOM liquid crystal drive waveform.

BC0 = 0: Frame inversion waveform is selected.

BC0 = 1: Line inversion waveform is selected.

DIV0[1:0]: DIV0[1:0] is used to set division ratio of internal clock frequency.

The internal operation is synchronized with the frequency divided internal clock. When DIV0 setting is changed, the width of the reference clock for liquid crystal control signals is changed.

The frame frequency can be adjusted by register setting (RTN and DIV bits). When number of lines to drive is changed, adjust the frame frequency too.

DIV0[1:0]	Division Ratio
2'h0	1/1
2'h1	1/2
2'h2	1/4
2'h3	1/8

Frame Frequency = fosc. / [Clocks per line x division ratio x (Line +BP+FP)]

fosc. : internal oscillator frequency

Description

clocks per line: RTNn setting
division ratio: DIVn setting
Line: total driving line number
BP: back porch line number
FP: front porch line number

RTN0[4:0]: RTN0[4:0] is used to set 1H (line) period.

RTN[4:0]	Clocks per line
5'h00~0F	Setting prohibited
5'h10	16 clocks
5'h11	17 clocks
5'h12	18 clocks
5'h13	19 clocks
5'h14	20 clocks

RTN[4:0]	Clocks per line
5'h15	21 clocks
5'h16	22 clocks
5'h17	23 clocks
5'h18	24 clocks
5'h19	25 clocks
5'h1A	26 clocks

RTN[4:0]	Clocks per line
5'h1B	27 clocks
5'h1C	28 clocks
5'h1D	29 clocks
5'h1E	30 clocks
5'h1F	31 clocks

FP0[3:0], BP0[3:0]

FP0[3:0] is used to set the number of lines for a front porch period (a blank period following the end of display).

BP0[3:0] is used to set the number of lines for a back porch period (a blank period made before the beginning of

Page 105 of 143 Version: 0.5





	displa	ay).			
	FP[3:0] BP[3:0]	Front and porch period (li		FP[3:0] BP[3:0]	Front and back porch period (line period)
	4'h0	Setting prof		4'h8	8 lines
	4'h1	Setting prof	nibited	4'h9	9 lines
	4'h2	2 lines	S	4'hA	10 lines
	4'h3	3 lines	3	4'hB	11 lines
	4'h4	4 lines	<u> </u>	4'hC	12 lines
	4'h5	5 lines	3	4'hD	13 lines
	4'h6	6 lines	3	4'hE	14 lines
	4'h7	7 lines	<u> </u>	4'hF	15 lines
	Note to Se	tting BP and FP			
	The conditi	on in cotting PD o	nd ED hits are: E	DD>0 linos	s FP≧2 lines FP+BP ≤ 16 lines
	THE CONGIL	on in setting bir a	ild II bits are. L	JI ≡Z III163	311 = 2 IIIIe3 11 + DI = 10 IIIIe3
Restriction					
		Status		Availab	nility
	Normal M	ode On, Idle Mod	e Off. Sleep Out		
Register		ode On, Idle Mod			
Availability		ode On, Idle Mode			
		ode On, Idle Mode			
	Sleep In	,	· · ·	Yes	3
	'			•	
		Status			Default Value
D (1)	Power Or	Sequence	BC0=1'h1, DIV0)=2'h0, RTI	N0=5'h10, FP0=4'h8, BP=4'h8
Default	SW Rese	t	No change		
	HW Rese	t	BC0=1'h1, DIV0)=2'h0, RTI	N0=5'h10, FP0=4'h8, BP0=4'h8





8.2.41. Display_Timing_Setting for Partial Mode (C2h)

C2H					Displ	lay_Tim	ing_Se	tting for	Partial M	ode			
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	0	0	1	0	C2
1 st Parameter	1	1	1	0	0	0	0	BC1	0	0	DIV1[1]	DIV1[0]	х
2 nd Parameter	1	1	1	0	0	0	0	RTN1[4]	RTN1[3]	RTN1[2]	RTN1[1]	RTN1[0]	xx
3 rd Parameter	1	1	1	0	FP1[3]	FP1[2]	FP1[1]	FP1[0]	BP1[3]	BP1[2]	BP1[1]	BP1[0]	xxx

BC1: BC1 is used to select VCOM liquid crystal drive waveform.

BC1 = 0: Frame inversion waveform is selected.

BC1 = 1: Line inversion waveform is selected.

DIV1[1:0]: DIV1[1:0] is used to set division ratio of internal clock frequency.

The internal operation is synchronized with the frequency divided internal clock. When DIV0 setting is changed, the width of the reference clock for liquid crystal control signals is changed.

The frame frequency can be adjusted by register setting (RTN and DIV bits). When number of lines to drive is changed, adjust the frame frequency too.

DIV1[1:0]	Division Ratio
2'h0	1/1
2'h1	1/2
2'h2	1/4
2'h3	1/8

Frame Frequency = fosc. / [Clocks per line x division ratio x (Line +BP+FP)]

fosc. : internal oscillator frequency

Description

clocks per line: RTNn setting
division ratio: DIVn setting
Line: total driving line number
BP: back porch line number
FP: front porch line number

RTN1[4:0]: RTN0[4:0] is used to set 1H (line) period.

RTN1[4:0]	Clocks per line
5'h00~0F	Setting prohibited
5'h10	16 clocks
5'h11	17 clocks
5'h12	18 clocks
5'h13	19 clocks
5'h14	20 clocks

RTN1[4:0]	Clocks per line
5'h15	21 clocks
5'h16	22 clocks
5'h17	23 clocks
5'h18	24 clocks
5'h19	25 clocks
5'h1A	26 clocks

Clocks per line
27 clocks
28 clocks
29 clocks
30 clocks
31 clocks

FP1[3:0], BP1[3:0]

FP1[3:0] is used to set the number of lines for a front porch period (a blank period following the end of display).

BP1[3:0] is used to set the number of lines for a back porch period (a blank period made before the beginning of

Page 107 of 143 Version: 0.5





	displa	y).			
	FP1[3:0]	Front and ba	ck I	FP1[3:0]	Front and back
	BP1[3:0]	porch period (line	period) I	BP1[3:0]	porch period (line period)
	4'h0	Setting prohibi	ted	4'h8	8 lines
	4'h1	Setting prohibi	ted	4'h9	9 lines
	4'h2	2 lines		4'hA	10 lines
	4'h3	3 lines		4'hB	11 lines
	4'h4	4 lines		4'hC	12 lines
	4'h5	5 lines		4'hD	13 lines
	4'h6	6 lines		4'hE	14 lines
	4'h7	7 lines		4'hF	15 lines
	Note to Set	ting BP and FP			
	The sendition	on in potting DD and F	D bits are DD	>0 lines Fl	2>0 lines FD DD < 10 lines
	The condition	on in selling BP and F	P Dits are: BP	≦∠ lines Fi	P≧2 lines FP+BP ≤ 16 lines
estriction					
		Status		Availabilit	v
	Normal Mo	ode On, Idle Mode Of		Yes	
egister		ode On, Idle Mode Or	-	Yes	
vailability		ode On, Idle Mode Off		Yes	
,		ode On, Idle Mode On		Yes	
	Sleep In	,	,	Yes	
	S	tatus		De	efault Value
			l=1'h1 DIV1-2		=5'h10, FP1=4'h8, BP1=4'h8
fault	SW Reset			,	-5 1110, 11 1-4110, 11 1-4110
Ciauit					
Jerault	HW Reset		change I=1'h1 DIV1=2	h0 RTN1.	=5'h10, FP1=4'h8, BP1=4'h8





8.2.42. Display_Timing_Setting for Idle Mode (C3h)

СЗН	Display_Timing_Setting for Idle Mode												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	0	0	0	1	1	СЗ
1 st Parameter	1	1	1	0	0	0	0	BC2	0	0	DIV2[1]	DIV2[0]	х
2 nd Parameter	1	1	1	0	0	0	0	RTN2[4]	RTN2[3]	RTN2[2]	RTN2[1]	RTN2[0]	xx
3 rd Parameter	1	1	1	0	FP2[3]	FP2[2]	FP2[1]	FP2[0]	BP2[3]	BP2[2]	BP2[1]	BP2[0]	xxx

BC2: BC1 is used to select VCOM liquid crystal drive waveform.

BC1 = 0: Frame inversion waveform is selected.

BC1 = 1: Line inversion waveform is selected.

DIV2[1:0]: DIV1[1:0] is used to set division ratio of internal clock frequency.

The internal operation is synchronized with the frequency divided internal clock. When DIV0 setting is changed, the width of the reference clock for liquid crystal control signals is changed.

The frame frequency can be adjusted by register setting (RTN and DIV bits). When number of lines to drive is changed, adjust the frame frequency too.

DIV2[1:0]	Division Ratio
2'h0	1/1
2'h1	1/2
2'h2	1/4
2'h3	1/8

Frame Frequency = fosc. / [Clocks per line x division ratio x (Line +BP+FP)]

fosc. : internal oscillator frequency

Description

clocks per line : RTNn setting

division ratio: DIVn setting
Line: total driving line number
BP: back porch line number

FP: front porch line number

RTN2[4:0]: RTN0[4:0] is used to set 1H (line) period.

RTN2[4:0]	Clocks per line					
5'h00~0F	Setting prohibited					
5'h10	16 clocks					
5'h11	17 clocks					
5'h12	18 clocks					
5'h13	19 clocks					
5'h14	20 clocks					

RTN2[4:0]	Clocks per line
5'h15	21 clocks
5'h16	22 clocks
5'h17	23 clocks
5'h18	24 clocks
5'h19	25 clocks
5'h1A	26 clocks

RTN2[4:0]	Clocks per line
5'h1B	27 clocks
5'h1C	28 clocks
5'h1D	29 clocks
5'h1E	30 clocks
5'h1F	31 clocks

FP2[3:0], BP2[3:0]

FP2[3:0] is used to set the number of lines for a front porch period (a blank period following the end of display).

BP2[3:0] is used to set the number of lines for a back porch period (a blank period made before the beginning of

Page 109 of 143 Version: 0.5





	displa	y).		
	FP2[3:0] BP2[3:0]	Front and back porch period (line period)	FP2[3:0] BP2[3:0]	Front and back porch period)
	4'h0	Setting prohibited	4'h8	8 lines
	4'h1	Setting prohibited	4'h9	9 lines
	4'h2	2 lines	4'hA	10 lines
	4'h3	3 lines	4'hB	11 lines
	4'h4	4 lines	4'hC	12 lines
	4'h5	5 lines	4'hD	13 lines
	4'h6	6 lines	4'hE	14 lines
	4'h7	7 lines	4'hF	15 lines
		ting BP and FP on in setting BP and FP bits are: E	DD>0 lings E	D>2 lines ED DD < 16 lines
Restriction	THE CONDINC	in in setting or and FF bits are. E	or≦2 iiile5 r	F = 2 IIIIeS FF + DF = 10 IIIIeS
		Status	Availabili	ty
	Normal Mo	ode On, Idle Mode Off, Sleep Out	Yes	
Register	Normal Mo	ode On, Idle Mode On, Sleep Out	Yes	
بيقالنط مانمين	Partial Mo	de On, Idle Mode Off, Sleep Out	Yes	
Availability			Yes	
valiability	Partial Mo	ode On, Idle Mode On, Sleep Out	res	
vallability	Partial Mo	ode On, Idle Mode On, Sleep Out	Yes	
Availability		ode On, Idle Mode On, Sleep Out		
Availability		ode On, Idle Mode On, Sleep Out		
Availability	Sleep In	tatus	Yes	Default Value
	Sleep In Seep In	tatus Sequence BC2=1'h1, DIV2	Yes	Default Value =5'h10, FP2=4'h8, BP2=4'h8
Default	Sleep In	tatus Sequence BC2=1'h1, DIV2 No change	Yes	





8.2.43. Frame Rate and Inversion Control (C5h)

C5H	Frame Rate Control												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	1	1	1	0	0	0	1	0	1	C5
1 st Parameter	1	1	1	0	0	0	0	0	0	FRA[2]	FRA[1]	FRA[0]	-
	Set the frame frequency of the full colors normal mode. The frame frequency needs to meet 80Hz±5% in this mode.												
				FRA		Fr		ate (Hz	z)				
Decembries				00			12						
Description		00			10								
	01						85 72 (default)						
				10			56						
				10			50						
				11	0		45						
				11		4:	2						
Restriction													
			Status	;		Av	ailabil	ity					
	Norma	l Mode C		ode Off, SI	еер Оі		Yes						
Register Availability	Norma	l Mode C	n, Idle Mo	ode On, SI	еер Оι	ıt	Yes						
riegister Availability				de Off, Sle		_	Yes						
	Partia	Mode O		de On, Sle	eep Ou	t	Yes						
			Sleep In	1			Yes						
					Status		D	efault FRA[3	3:0]				
Default				Power C				4'b00					
					V Rese			4'b00					
				П	v 11636		1	4 000	/ 1 1				





8.2.44. Interface Control (C6h)

C6H	Interface Control												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	0	0	1	1	0	C6
1 st Parameter	1	1	↑	Х	SDA_EN	0	0	VSPL	HSPL	0	EPL	DPL	XX
Description	DPL: Sets the signal polarity of the PCLK pin. DPL = "0" The data is input on the rising edge of PCLK. DPL = "1" The data is input on the falling edge of PCLK. EPL: Sets the signal polarity of the ENABLE pin. EPL = "0" The data DB[17:0] is written when ENABLE = "0". EPL = "1" The data DB[17:0] is written when ENABLE = "1". HSPL: Sets the signal polarity of the HSYNC pin. HSPL = "0" Low active HSPL = "1" High active VSPL: Sets the signal polarity of the VSYNC pin. VSPL = "0" Low active VSPL = "0" Low active SDA_EN: DBI type C interface selection SDA_EN = "0", DIN and DOUT pins are used for DBI type C interface mode. SDA_EN = "1", DIN/SDA pin is used for DBI type C interface mode and DOUT pin is not used.									***			
Register Availability	Norma Partia	eep Out eep Out eep Out eep Out	Yes Yes Yes Yes Yes Yes	lity									
		Status						t Value					
Default	Power On Sequence DPL=1'h0, EPL=1'h1, VSPL=1'h0, HSPL=:1'h0,SDA_EN=1'h0												
		Reset		No chan	•							4	
	HW I	Reset		DPL=1'h	0, EPL=1'h1	, VSPL	_=1'h0	, HSPL=:1	'h0,SDA_l	EN=1'l	า0	J	





8.2.45. Gamma Setting (C8h)

	<u> </u>	Gamma Setting												
D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
0	1	1	Х	1	1	0	0	1	0	0	0	C8		
1	1	↑	Х	0	KP1[2]	KP1[1]	KP1[0]	0	KP0[2]	KP0[1]	KP0[0]	xx		
1	1	↑	Х	0	KP3[2]	KP3[1]	KP3[0]	0	KP2[2]	KP2[1]	KP2[0]	xx		
1	1	↑	х	0	KP5[2]	KP5[1]	KP5[0]	0	KP4[2]	KP4[1]	KP4[0]	xx		
1	1	↑	х	0	RP1[2]	RP1[1]	RP1[0]	0	RP0[2]	RP0[1]	RP0[0]	xx		
1	1	↑	Х	0	0	0	0	VRP0[3]	VRP0[2]	VRP0[1]	VRP0[0]	xx		
1	1	↑	Х	0	0	0	VRP1[4]	VRP1[3]	VRP1[2]	VRP1[1]	VRP1[0]	xx		
1	1	↑	Х	0	KN1[2]	KN1[1]	KN1[0]	0	KN0[2]	KN0[1]	KN0[0]	XX		
1	1	↑	Х	0	KN3[2]	KN3[1]	KN3[0]	0	KN2[2]	KN2[1]	KN2[0]	XX		
1	1	↑	Х	0	KN5[2]	KN5[1]	KN5[0]	0	KN4[2]	KN4[1]	KN4[0]	XX		
1	1	↑	Х	0	RN1[2]	RN1[1]	RN1[0]	0	RN0[2]	RN0[1]	RN0[0]	XX		
1	1	↑	Х	0	0	0	0	VRN0[3]	VRN0[2]	VRN0[1]	VRN0[0]	XX		
1	1	↑	Х	0	0	0	VRN1[4]	VRN1[3]	VRN1[2]	VRN1[1]	VRN1[0]	xx		
VRP1-0[KN5-0[2 RN1-0[2	4:0] : γ a :0] : γ fin :0] : γ gra	mplitude e adjustm adient adj	adjustment nent registe lustment re	regis r for n	ter for po egative po for nega	ositive po polarity tive polar	larity							
		Status			Ave	vilability.	1							
Norma	l Mode C			eep O										
						Yes								
Partial	Mode O	n, Idle Mo	ode Off, Sle	ер О	ut	Yes								
		n, Idle Mo	ode On, Sle	ер О	ut	Yes								
Sleep I	n					Yes								
Status Default Value Power On Sequence All the parameters are 00h SW Reset No change HW Reset All the parameters are 00h														
	D/CX 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Norma Norma Partial Partial Sleep I	D/CX RDX 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	D/CX RDX WRX 0 1 ↑ 1 1	D/CX RDX WRX D17-8 0 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x 1 1 ↑ x KP5-0[2:0] : γ gradient adjustment registe RN1-0[2:0] : γ gradient adjustment registe Normal Mode On, Idle Mode On, Idle Mode Off, Sle N	D/CX RDX WRX D17-8 D7	D/CX RDX WRX D17-8 D7 D6	D/CX RDX WRX D17-8 D7 D6 D5	D/CX RDX WRX D17-8 D7 D6 D5 D4	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3	Dicx RDX WRX D17-8 D7 D6 D5 D4 D3 D2	D/CX RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1	Dick RDX WRX D17-8 D7 D6 D5 D4 D3 D2 D1 D0 D1 D1 D1 D1 D2 D1 D0 D1 D1 D1 D1 D2 D1 D2 D1 D2 D1 D3 D3 D3 D3 D3 D3 D3		





8.2.46. Power_Setting (D0h)

D0H	Power_Setting												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	1	0	0	0	0	D0
1 st Parameter	1	1	1	x	0	0	0	0	0	VC[2]	VC[1]	VC[0]	xx
2 nd Parameter	1	1	1	x	0	PON	0	0	0	BT[2]	BT[1]	BT[0]	xx
3 rd Parameter	1	1	1	x	0	0	0	VCIRE	VRH[3]	VRH[2]	VRH[1]	VRH[0]	xx

VC[2:0] Sets the ratio factor of Vci to generate the reference voltages Vci1.

VC[2:0]	Vci1 voltage
3'h0	0.95 x Vci
3'h1	090 x Vci
3'h2	0.85 x Vci
3'h3	0.80 x Vci
3'h4	0.75 x Vci
3'h5	0.70 x Vci
3'h6	Disable
3'h7	1.0 x Vci

BT[2:0] Sets the Step up factor and output voltage level from the reference voltages Vci1.

BT[2:0]	DDVDH	VCL	VGH	VGL
3'h0	Vci1 x 2	- Vci1		- Vci1 x 5
3'h1	Vci1 x 2	- Vci1	Vci1 x 6	- Vci1 x 4
3'h2	VCIT X 2	- VCII		- Vci1 x 3
3'h3				- Vci1 x 5
3'h4	Vci1 x 2	- Vci1	Vci1 x 5	- Vci1 x 4
3'h5				- Vci1 x 3
3'h6	Vaid v 0	\/aid	Void v. 4	- Vci1 x4
3'h7	Vci1 x 2	- Vci1	Vci1 x 4	- Vci1 x3

Description

Note 1: Connect capacitors where required when using DDVDH, VGH, VGL and VCL voltages.

Note 2: Set following voltages within the respective ranges:

DDVDH = 6.0V (max)

VGH = 18.0V (max)

VGL = -12.5V (max)

VCL= -3.0V (max).

PON is used to control the operation to generate VGL.

PON=0: Halts the step-up operation to generate VGL.

PON=1: Starts the step-up operation to generate VGL.

VRH[3:0]: Sets the factor to generate VREG1OUT from VCI

VCIRE: Select the external reference voltage Vci or internal reference voltage VCIR.

VCIRE=0	External reference voltage Vci (default)
VCIRE =1	Internal reference voltage 2.5V

Page 114 of 143 Version: 0.5





		VCIRE	E =0				٧	CIR1 =1	
VRH3	VRH2	VRH1	VRH0	VREG10UT	VRH3	VRH2	VRH1	VRH0	VREG10UT
0	0	0	0	Halt	0	0	0	0	Halt
0	0	0	1	Vci x 2.00	0	0	0	1	2.5V x 2.00 = 5.000
0	0	1	0	Vci x 2.05	0	0	1	0	2.5V x 2.05 = 5.125
0	0	1	1	Vci x 2.10	0	0	1	1	2.5V x 2.10 = 5.250
0	1	0	0	Vci x 2.20	0	1	0	0	2.5V x 2.20 = 5.500
0	1	0	1	Vci x 2.30	0	1	0	1	2.5V x 2.30 = 5.750
0	1	1	0	Vci x 2.45	0	1	1	0	2.5V x 2.40 = 6.000
0	1	1	1	Vci x 2.40	0	1	1	1	2.5V x 2.40 = 6.000
1	0	0	0	Vci x 1.60	1	0	0	0	2.5V x 1.60 = 4.000
1	0	0	1	Vci x 1.65	1	0	0	1	2.5V x 1.65 = 4.125
1	0	1	0	Vci x 1.70	1	0	1	0	2.5V x 1.70 = 4.250
1	0	1	1	Vci x 1.75	1	0	1	1	2.5V x 1.75 = 4.375
1	1	0	0	Vci x 1.80	1	1	0	0	2.5V x 1.80 = 4.500
1	1	0	1	Vci x 1.85	1	1	0	1	2.5V x 1.85 = 4.625
1	1	1	0	Vci x 1.90	1	1	1	0	2.5V x 1.90 = 4.750
1	1	1	1	Vci x 1.95	1	1	1	1	2.5V x 1.95 = 4.875

When VCI<2.5V, Internal reference voltage will be same as VCI.

Make sure that VC[2:0] and VRH[3:0] setting restriction: VREG1OUT \leq (DDVDH - 0.25)V.

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value	
Power On Sequence	VC[2:0]=3'h0, BT[2:0]=3'h3, PON=1'h1; VRH[3:0]=4'h8, VCIRE=1'h1	
SW Reset	No change	
HW Reset	VC[2:0]=3'h0, BT[2:0]=3'h3, PON=1'h1; VRH[3:0]=4'h8, VCIRE=1'h1	





8.2.47. VCOM Control (D1h)

D1H	VCOM Control												
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	х	1	1	0	1	0	0	0	1	D1
1 st Parameter	1	1	↑	x	0	0	0	0	0	0	0	SEL VCM	xx
2 nd Parameter	1	1	1	х	0	0	VCM[5]	VCM[4]	VCM[3]	VCM[2]	VCM[1]	VCM[0]	xx
3 rd Parameter	1	1	1	х	0	0	0	VDV[4]	VDV[3]	VDV[2]	VDV[1]	VDV[0]	xx

VCM [6:0] is used to set factor to generate VCOMH voltage from the reference voltage VREG1OUT.

	VCM[5:0]	VCOMH Voltage	VCM[5:0]	VCOMH Voltage
	6'h00	VREG1OUT x 0.685	6'h20	VREG1OUT x 0.845
	6'h01	VREG1OUT x 0.690	6'h21	VREG1OUT x 0.850
	6'h02	VREG1OUT x 0.695	6'h22	VREG1OUT x 0.855
	6'h03	VREG1OUT x 0.700	6'h23	VREG1OUT x 0.860
	6'h04	VREG1OUT x 0.705	6'h24	VREG1OUT x 0.865
	6'h05	VREG1OUT x 0.710	6'h25	VREG1OUT x 0.870
	6'h06	VREG1OUT x 0.715	6'h26	VREG1OUT x 0.875
	6'h07	VREG1OUT x 0.720	6'h27	VREG1OUT x 0.880
	6'h08	VREG1OUT x 0.725	6'h28	VREG1OUT x 0.885
	6'h09	VREG1OUT x 0.730	6'h29	VREG1OUT x 0.890
	6'h0A	VREG1OUT x 0.735	6'h2A	VREG1OUT x 0.895
	6'h0B	VREG1OUT x 0.740	6'h2B	VREG1OUT x 0.900
	6'h0C	VREG1OUT x 0.745	6'h2C	VREG1OUT x 0.905
	6'h0D	VREG1OUT x 0.750	6'h2D	VREG1OUT x 0.910
	6'h0E	VREG1OUT x 0.755	6'h2E	VREG1OUT x 0.915
	6'h0F	VREG1OUT x 0.760	6'h2F	VREG1OUT x 0.920
	6'h10	VREG1OUT x 0.765	6'h30	VREG1OUT x 0.925
	6'h11	VREG1OUT x 0.770	6'h31	VREG1OUT x 0.930
5	6'h12	VREG1OUT x 0.775	6'h32	VREG1OUT x 0.935
Description	6'h13	VREG1OUT x 0.780	6'h33	VREG1OUT x 0.940
	6'h14	VREG1OUT x 0.785	6'h34	VREG1OUT x 0.945
	6'h15	VREG1OUT x 0.790	6'h35	VREG1OUT x 0.950
	6'h16	VREG1OUT x 0.795	6'h36	VREG1OUT x 0.955
	6'h17	VREG1OUT x 0.800	6'h37	VREG1OUT x 0.960
	6'h18	VREG1OUT x 0.805	6'h38	VREG1OUT x 0.965
	6'h19	VREG1OUT x 0.810	6'h39	VREG1OUT x 0.970
	6'h1A	VREG1OUT x 0.815	6'h3A	VREG1OUT x 0.975
	6'h1B	VREG1OUT x 0.820	6'h3B	VREG1OUT x 0.980
	6'h1C	VREG1OUT x 0.825	6'h3C	VREG1OUT x 0.985
	6'h1D	VREG1OUT x 0.830	6'h3D	VREG1OUT x 0.990
	6'h1E	VREG1OUT x 0.835	6'h3E	VREG1OUT x 0.995
	6'h1F	VREG1OUT x 0.840	6'h3F	VREG1OUT x 1.000

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 116 of 143





VDV[4:0] is used to set the VCOM alternating amplitude in the range of VREG1OUT x 0.70 to VREG1OUT x

VDV[4:0]	VCOM amplitude	VDV[4:0]	VCOM amplitude
5'h00	VREG1OUT x 0.70	5'h10	VREG1OUT x 1.02
5'h01	VREG1OUT x 0.72	5'h11	VREG1OUT x 1.04
5'h02	VREG1OUT x 0.74	5'h12	VREG1OUT x 1.06
5'h03	VREG1OUT x 0.76	5'h13	VREG1OUT x 1.08
5'h04	VREG1OUT x 0.78	5'h14	VREG1OUT x 1.10
5'h05	VREG1OUT x 0.80	5'h15	VREG1OUT x 1.12
5'h06	VREG1OUT x 0.82	5'h16	VREG1OUT x 1.14
5'h07	VREG1OUT x 0.84	5'h17	VREG1OUT x 1.16
5'h08	VREG1OUT x 0.86	5'h18	VREG1OUT x 1.18
5'h09	VREG1OUT x 0.88	5'h19	VREG1OUT x 1.20
5'h0A	VREG1OUT x 0.90	5'h1A	VREG1OUT x 1.22
5'h0B	VREG1OUT x 0.92	5'h1B	VREG1OUT x 1.24
5'h0C	VREG1OUT x 0.94	5'h1C	VREG1OUT x 1.26
5'h0D	VREG1OUT x 0.96	5'h1D	VREG1OUT x 1.28
5'h0E	VREG1OUT x 0.98	5'h1E	VREG1OUT x 1.30
5'h0F	VREG1OUT x 1.00	5'h1F	VREG1OUT x 1.32

Set VDV[4:0] to let VCOM amplitude less than 6V.

SELVCM: Selection the VCM setting.

SELVCM =0	Register D1h for VCM setting
SELVCM =1	NV Memory selected for VCM setting

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Default

Status	Default Value
Power On Sequence	VCM[5:0]=6'h00, VDV[4:0]=5'h00, SELVCM=1'h0
SW Reset	No change
HW Reset	VCM[5:0]=6'h00, VDV[4:0]=5'h00, SELVCM=1'h0

Page 117 of 143 Version: 0.5





8.2.48. Power_Setting for Normal Mode (D2h)

D2H		Power_Setting for Normal Mode											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	1	0	0	1	0	D2
1 st Parameter	1	1	1	x	0	0	0	0	0	AP0[2]	AP0[1]	AP0[0]	xx
2 nd Parameter	1	1	1	х	0	DC10[2]	DC10[1]	DC10[0]	0	DC00[2]	DC00[1]	DC00[0]	xx

AP0[2:0]

APO bit is used to adjust the constant current in the operational amplifier circuit in the LCD power supply circuit. Larger constant current enhances the drivability of the LCD, but it also increases the current consumption. Adjust the constant current taking the trade-off between the display quality and the current consumption into account. In no-display period, set AP=3'h0 to halt the operational amplifier circuit and the step-up circuits to reduce current consumption.

AP0[2:0]	Gamma Driver Amplifier	Source Driver Amplifier
3'h0	Halt operation	Halt operation
3'h1	1.00	1.00
3'h2	1.00	0.75
3'h3	1.00	0.50
3'h4	0.75	1.00
3'h5	0.75	0.75
3'h6	0.75	0.50
3'h7	0.50	0.50

DC00[2:0], DC10[2:0]

DC00/DC10 are used to select the charge-pump frequency of circuit and circuit2.

Description

DC00[1:0]	Step-up circuit 1 clock frequency (fDCDC1)				
2'h0	Fosc				
2'h1	Fosc / 2				
2'h2	Fosc / 4				
2'h3	Fosc / 8				
2'h4	Fosc / 16				
2'h5	Fosc / 32				
2'h6	Fosc / 64				
2'h7	Halt step-up circuit 1				

DC10[1:0]	Step-up circuit 2 clock frequency (fDCDC2				
2'h0	Fosc / 16				
2'h1	Fosc / 32				
2'h2	Fosc / 64				
2'h3	Fosc / 128				
2'h4	Fosc / 256				
2'h5	Fosc / 512				
2'h6	Setting inhibited				
2'h7	Halt step-up circuit 2				

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Page 118 of 143 Version: 0.5





Default

Status	Default Value
Power On Sequence	AP0[2:0]=3'h1, DC10[2:0]=3'h2, DC00[2:0]=3'h2
SW Reset	No change
HW Reset	AP0[2:0]=3'h1, DC10[2:0]=3'h2, DC00[2:0]=3'h2





8.2.49. Power_Setting for Partial Mode (D3h)

D3H						Power_	Setting for	Partial Mo	de				
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	1	0	0	1	1	D3
1 st Parameter	1	1	1	x	0	0	0	0	0	AP1[2]	AP1[1]	AP1[0]	xx
2 nd Parameter	1	1	1	х	0	DC11[2]	DC11[1]	DC11[0]	0	DC01[2]	DC01[1]	DC01[0]	xx

AP1[2:0]

AP1 bit is used to adjust the constant current in the operational amplifier circuit in the LCD power supply circuit. Larger constant current enhances the drivability of the LCD, but it also increases the current consumption. Adjust the constant current taking the trade-off between the display quality and the current consumption into account. In no-display period, set AP1=3'h0 to halt the operational amplifier circuit and the step-up circuits to reduce current consumption.

AP1[2:0]	Gamma Driver Amplifier	Source Driver Amplifier
3'h0	Halt operation	Halt operation
3'h1	1.00	1.00
3'h2	1.00	0.75
3'h3	1.00	0.50
3'h4	0.75	1.00
3'h5	0.75	0.75
3'h6	0.75	0.50
3'h7	0.50	0.50

DC01[2:0], DC11[2:0]

DC01/DC11 are used to select the charge-pump frequency of circuit and circuit2.

Description

DC01[1:0]	Step-up circuit 1 clock frequency (fDCDC1)				
2'h0	Fosc				
2'h1	Fosc / 2				
2'h2	Fosc / 4				
2'h3	Fosc / 8				
2'h4	Fosc / 16				
2'h5	Fosc / 32				
2'h6	Fosc / 64				
2'h7	Halt step-up circuit 1				

DC11[1:0]	Step-up circuit 2 clock frequency (fDCDC2)				
2'h0	Fosc / 16				
2'h1	Fosc / 32				
2'h2	Fosc / 64				
2'h3	Fosc / 128				
2'h4	Fosc / 256				
2'h5	Fosc / 512				
2'h6	Setting inhibited				
2'h7	Halt step-up circuit 2				
·	·				

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Page 120 of 143 Version: 0.5





Default

Status	Default Value
Power On Sequence	AP1[2:0]=3'h1, DC11[2:0]=3'h2, DC01[2:0]=3'h2
SW Reset	No change
HW Reset	AP1[2:0]=3'h1, DC11[2:0]=3'h2, DC01[2:0]=3'h2





8.2.50. Power_Setting for Idle Mode (D4h)

D4H		Power_Setting for Idle Mode											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	0	1	0	1	0	0	D4
1 st Parameter	1	1	1	x	0	0	0	0	0	AP2[2]	AP2[1]	AP2[0]	xx
2 nd Parameter	1	1	1	х	0	DC12[2]	DC12[1]	DC12[0]	0	DC02[2]	DC02[1]	DC02[0]	xx

AP2[2:0]

AP2 bit is used to adjust the constant current in the operational amplifier circuit in the LCD power supply circuit. Larger constant current enhances the drivability of the LCD, but it also increases the current consumption. Adjust the constant current taking the trade-off between the display quality and the current consumption into account. In no-display period, set AP2=3'h0 to halt the operational amplifier circuit and the step-up circuits to reduce current consumption.

AP2[2:0]	Gamma Driver Amplifier	Source Driver Amplifier
3'h0	Halt operation	Halt operation
3'h1	1.00	1.00
3'h2	1.00	0.75
3'h3	1.00	0.50
3'h4	0.75	1.00
3'h5	0.75	0.75
3'h6	0.75	0.50
3'h7	0.50	0.50

DC02[2:0], DC12[2:0]

DC01/DC11 are used to select the charge-pump frequency of circuit and circuit2.

Description

DC02[1:0]	Step-up circuit 1 clock frequency (fDCDC1)
2'h0	Fosc
2'h1	Fosc / 2
2'h2	Fosc / 4
2'h3	Fosc / 8
2'h4	Fosc / 16
2'h5	Fosc / 32
2'h6	Fosc / 64
2'h7	Halt step-up circuit 1

DC12[1:0]	Step-up circuit 2 clock frequency (fDCDC2)
2'h0	Fosc / 16
2'h1	Fosc / 32
2'h2	Fosc / 64
2'h3	Fosc / 128
2'h4	Fosc / 256
2'h5	Fosc / 512
2'h6	Setting inhibited
2'h7	Halt step-up circuit 2

Register Availability

Status	Availability
Normal Mode On, Idle Mode Off, Sleep Out	Yes
Normal Mode On, Idle Mode On, Sleep Out	Yes
Partial Mode On, Idle Mode Off, Sleep Out	Yes
Partial Mode On, Idle Mode On, Sleep Out	Yes
Sleep In	Yes

Page 122 of 143 Version: 0.5





Default

Status	Default Value
Power On Sequence	AP2[2:0]=3'h1, DC12[2:0]=3'h2, DC02[2:0]=3'h2
SW Reset	No change
HW Reset	AP2[2:0]=3'h1, DC11[2:0]=3'h2, DC02[2:0]=3'h2





8.2.51. NV Memory Write (E0h)

E0H						N/	/ Memo	ry Write					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	х	1	1	1	0	0	0	0	0	E0
1 st Parameter	1	1	1	х	VM_D [7]	VM_D [6]	VM_D [5]	VM_D [4]	VM_D [3]	VM_D [2]	VM_D [1]	VM_D [0]	xx
Description	This command is used to program the NV memory data. VM_D[7:0]: Use to write the data (including VCM and ID code) into the NV memory data. When program VCM: 1. VM_D[7]: Must be set to"1". 2. VM_D[6]: Set to "0" when SELVCM=1. 3. VM_D[5:0]: Program VCM data.												
Restriction													
			Sta	itus		Ava	ailability						
	Norm	al Mode	On, Idle	e Mode C	ff, Sleep (Out	Yes						
Register	Norm	al Mode	On, Idle	e Mode C	n, Sleep (Out	Yes						
Availability	Parti	al Mode	On, Idle	Mode O	ff, Sleep C	Out	Yes						
	Parti	al Mode	On, Idle	Mode O	n, Sleep C	Dut	Yes						
			Slee	ep In			Yes						
	Status	s	Default Value										
Default	Powe	r On Se	equence	VM_D	[7:0]=8'h0	0							
Delauit	SW F	Reset		No cha	ange								
	HW F	Reset		VM_D	[7:0]=8'h0	0							





8.2.52. NV Memory Control (E1h)

D/CX	HEX E1 xx
Command O	E1 XX
1 1 1	1
This command is used to control the NV memory programming. ID_SEL[1:0]: ID NV memory selection ID_SEL[1:0]: ID OTP Selection	as '1'.
ID_SEL[1:0] ID OTP Selection	as '1'.
Description Description Description Description Description	as '1'.
Description VCM_PGM_EN: VCM OTP programming enable. When writing the VCOMH NV memory, the bit must be set ID_PGM_EN: ID OTP programming enable. When writing the ID code NV memory, the bit must be set as '1'. ID_PGM_EN VCM_PGM_EN OTP Programming Selection 0 0 NV Memory programming disabled 0 1 VCM (VCOMH) NV Memory programming enable 1 0 ID code NV Memory programming enable	as '1'.
Description VCM_PGM_EN: VCM OTP programming enable. When writing the VCOMH NV memory, the bit must be set ID_PGM_EN: ID OTP programming enable. When writing the ID code NV memory, the bit must be set as '1'. ID_PGM_EN	as '1'.
Description VCM_PGM_EN: VCM OTP programming enable. When writing the VCOMH NV memory, the bit must be set ID_PGM_EN: ID OTP programming enable. When writing the ID code NV memory, the bit must be set as '1'. ID_PGM_EN_VCM_PGM_EN_OTP Programming Selection O NV Memory programming disabled O 1 VCM (VCOMH) NV Memory programming enable 1 O ID code NV Memory programming enable	as '1'.
VCM_PGM_EN: VCM OTP programming enable. When writing the VCOMH NV memory, the bit must be set ID_PGM_EN: ID OTP programming enable. When writing the ID code NV memory, the bit must be set as '1'. ID_PGM_EN	as '1'.
ID_PGM_EN: ID OTP programming enable. When writing the ID code NV memory, the bit must be set as '1'. ID_PGM_EN	as '1'.
ID_PGM_EN: ID OTP programming enable. When writing the ID code NV memory, the bit must be set as '1'. ID_PGM_EN	as '1'.
ID_PGM_EN	
ID_PGM_EN	
0 0 NV Memory programming disabled 0 1 VCM (VCOMH) NV Memory programming enable 1 0 ID code NV Memory programming enable	
0 0 NV Memory programming disabled 0 1 VCM (VCOMH) NV Memory programming enable 1 0 ID code NV Memory programming enable	
0 1 VCM (VCOMH) NV Memory programming enable 1 0 ID code NV Memory programming enable	
1 0 ID code NV Memory programming enable	
Setting Profibiled	
Restriction	
Status Availability	
Normal Mode On, Idle Mode Off, Sleep Out Yes	
Register Normal Mode On, Idle Mode On, Sleep Out Yes	
Availability Partial Mode On, Idle Mode Off, Sleep Out Yes	
Partial Mode On, Idle Mode On, Sleep Out Yes	
Sleep In Yes	
Status Default Value	
Power On Sequence ID_PGM_EN=1'h0; VCM_PGM_EN=1'h0; ID_SEL[1:0]=2'h0	
Default SW Reset No change	
HW Reset ID_PGM_EN=1'h0; VCM_PGM_EN=1'h0; ID_SEL[1:0]=2'h0	





8.2.53. NV Memory Status Read (E2h)

E2H		NV Memory Status Read											
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	↑	Х	1	1	1	0	0	0	1	0	E2
1 st Parameter	1	1	1	Х	Х	Х	Х	Х	Х	х	х	Х	х
2 nd Parameter	1	1	1	х	0	0	0	0	0	0	PGM_ CNT1	PGM_ CNT0	xx
3 rd Parameter	1	1	1	х	0	0	NV_ VCM[5]	NV_ VCM[4]	NV_ VCM[3]	NV_ VCM[2]	NV_ VCM[1]	NV_ VCM[0]	xx
	PGM_CNT[1:0]: NV memory programmed record. The bit will increase "+1" automatically when writing the NV_VCM [5:0].												
	PO	GM_CN	T[1:0]		Des	cription							
		00 NV Memor											
		01		NV	Memory p	rogramm	ed 1 time						
		10		NV N	nemory p	rogramme	ed 2 times						
Description	These bits are read only.												
	NV_VC	NV_VCM [5:0]: NV memory VCM data read v						are read o	nly.				
Restriction													
			Sta	itus		Ava	ailability						
	Norm	al Mode	On, Idle	e Mode O	ff, Sleep (Out	Yes						
Register	Norm	al Mode	On, Idle	e Mode O	n, Sleep (Out	Yes						
Availability	Parti	al Mode	On, Idle	Mode Of	f, Sleep C	Out	Yes						
	Parti	al Mode	On, Idle	Mode O	n, Sleep C	Out	Yes						
			Slee	ep In			Yes						

Page 126 of 143 Version: 0.5





8.2.54. NV Memory Protection (E3h)

E3H					N'	V Memo	ry Prot	ection					
	D/CX	RDX	WRX	D17-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	0	1	1	-	1	1	1	0	0	0	1	1	E3
1 st Parameter	1	1	↑	-	KEY [15]	KEY [14]	KEY [13]	KEY [12]	KEY [11]	KEY [10]	KEY [9]	KEY [8]	xx
2 nd Parameter	1	1	↑		KEY [7]	KEY [6]	KEY [5]	KEY [4]	KEY [3]	KEY [2]	KEY [1]	KEY [0]	xx
Description	KEY[15:0]: NV memory programming protection key. When writing OTP data C8h, this register must be set as 0xAA55 to								A55 to				
•	enable OTP programming. If C8h register is not written with 0xAA55, NV Memory programming will fail.												
Restriction													
			Status		A	vailabilit	/						
	Normal	Mode On	, Idle Mod	e Off, Sleep	Out	Yes							
Register	Normal	Mode On	, Idle Mod	e On, Sleep	Out	Yes							
Availability	Partial	Mode On	Idle Mode	Off, Sleep	Out	Yes							
	Partial	Mode On	Idle Mode	On, Sleep	Out	Yes							
			Sleep In			Yes							
		Status		De	efault Va	lue							
Defeat	Power On Sequence KEY[15:0]=16'h0000												
Default	SW Re	set	No	change									
	HW Re	set	KE'	Y[15:0]=16'	h0000								

9. Display Data RAM


9.1. Configuration

The display data RAM stores display dots and consists of 2,764,800bits (320 x 18 x 480 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to DAC.

There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the frame memory.

Page 127 of 143 Version: 0.5









9.2. Memory to Display Address Mapping

In this mode, content of the frame memory within an area where column pointer is 0000h to 013Fh and page pointer 0000h to 01DFh is displayed. To display a dot on leftmost top corner, store the dot data at (column pointer, page pointer) = (0, 0).



Page 129 of 143 Version: 0.5






9.3. Vertical Scroll Mode

There is a vertical scrolling mode, which is described by the commands "set_scroll_area" (33h) and "set_scroll_start" (37h).


(1) Normal Display On or Partial Mode On, Vertical Scroll Off



(2) Vertical Scroll Mode

"set_scroll_area(33h)" and "set_scroll_start(37h)" setting define the scroll area.


Example1: TFA=2, VSA=478, BFA=0 (set_address_mode(36h) B4=0), VSP=3




Example2: TFA=2, VSA=476, BFA=2 (set_address_mode(36h) B4=0), VSP=3

Page 130 of 143 Version: 0.5





Example3: TFA=2, VSA=476, BFA=2 (set address mode(36h) B4=0), VSP=5



Page 131 of 143 Version: 0.5






10. Tearing Effect Output

The tearing effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the set_tear_off (34h) and set_tear_on (35h) commands. The mode of the tearing effect signal is defined by the parameter of the set_tear_on (35h) and set_tear_scanline(44h) commands.

The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

10.1. Tearing Effect Line Modes

Mode 1 (set_tear_on, TELOM=0), the Tearing Effect Output signal consists of V-Sync information only:



tvdh = The LCD display is not updated from the Frame Memory.


tvdl = The LCD display is updated from the Frame Memory (except Invisible Line - see below).

Mode 2 (set_tear_on, TELOM=1), the tearing effect output signal consists of V-Sync and H-Sync information; there is one V-sync and 480 H-sync pulses per field:



thdh = The LCD display is not updated from the Frame Memory.

thdl = The LCD display is updated from the Frame Memory (except Invisible Line - see above).



Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.


Page 132 of 143 Version: 0.5





10.2. Tearing Effect Line Timings

The tearing effect signal is described below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60Hz)

Symbol	Parameter	Min.	Max.	Unit	Description
t_{vdl}	Vertical timing low duration	16.5		ms	
t _{vdh}	Vertical timing high duration	302		us	
t _{hdl}	Horizontal timing low duration	11.2		us	
t _{hdh}	Horizontal timing high duration	22.4		us	

Notes:

- 1. The timings in Table 8.3.1 apply when MADCTL B4=0 and B4=1
- 2. The signal's rise and fall times (tf, tr) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the MCU and should be used as shown below to avoid Tearing Effect:

The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the set_tear_off(34h), set_tear_on(35h) commands. The mode of the Tearing Effect Signal is defined by the Parameter of the Tearing Effect Line On command. The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.


TEON (35h)	TELOM (35h, 1 st bit)	TE signal Output
0	*	GND
1	0	TE (Mode 1)
1	1	TE (Mode 2)

Page 133 of 143 Version: 0.5





11.NV Memory Programming Flow




Page 134 of 143 Version: 0.5





12. Gamma Correction

ILI9481 incorporates the γ -correction function to display 262,144 colors for the LCD panel. The γ -correction is performed with 3 groups of registers determining eight reference grayscale levels, which are gradient adjustment, amplitude adjustment and fine-adjustment registers for positive and negative polarities, to make ILI9481 available with liquid crystal panels of various characteristics.



Grayscale Voltage Generation

Page 135 of 143 Version: 0.5






Figure 1 Grayscale Voltage Adjustment


Page 136 of 143 Version: 0.5





13. Application

13.1. Power Supply Configuration




Page 137 of 143 Version: 0.5





13.2. Voltage Generation



14. Electrical Characteristics

14.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When ILI9481 is used out of the absolute maximum ratings, the ILI9481 may be permanently damaged. To use the ILI9481 within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the ILI9481 will malfunction and cause poor reliability.

Item	Symbol	Unit	Value	Note
Power supply voltage	IOVCC	V	-0.3 ~ + 4.6	1,
Power supply voltage	VCI - GND	V	-0.3 ~ + 4.6	2
Power supply voltage	DDVDH - GND	V	-0.3 ~ + 6.5	3
Power supply voltage	GND -VCL	V	-0.3 ~ + 4.6	4
Power supply voltage	DDVDH - VCL	V	-0.3 ~ + 9.0	
Power supply voltage	VGH - GND	V	-0.3 ~ + 18.5	
Power supply voltage	GND - VGL	V	-0.3 ~ + 18.5	
Power supply voltage	VGH - VGL	V	-0.3 ~ + 32	
Input voltage	Vt	V	-0.3 ~ IOVCC+ 0.3	
Operating temperature	Topr	℃	-40 ~ + 85	
Storage temperature	Tstg	℃	-55 ~ + 110	

The information contained herein is the exclusive property of ILI Technology Corp. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of ILI Technology Corp.

Page 138 of 143 Version: 0.5





Notes:

- 1. Make sure IOVCC ≥ GND
- 2. Make sure VCI ≥ AGND.
- 3. Make sure DDVDH ≥ VCL and DDVDH ≥ VCI
- 4. Make sure AGND ≥ VGL.


14.2. DC Characteristics

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Analog Power Supply Voltage	VCI	Analog Operation Voltage	2.5	2.8	3.3	V
I/O pin Power Supply Voltage	IOVCC	I/O pin Operation Voltage	1.65	2.8	3.3	V
Logic High level input voltage	V_{IH}	IOVCC = 1.65V ~ 3.3V	0.7*IOVCC	-	IOVCC	V
Logic Low level input voltage	V_{IL}	IOVCC = 1.65V ~ 3.3V	0.0	-	0.3*IOVCC	V
Logic High level Output voltage	V_{IH}	lout = -1 mA	0.8*IOVCC	-	IOVCC	V
Logic Low level Output voltage	V_{IL}	lout = +1 mA	0.0	-	0.2*IOVCC	V
Logic High level input current	I _{IHD}	D[17:0]			10	uA
Logic Low level input current	I _{ILD}	D[17:0]	-10			uA

14.3. Reset Timing Characteristics

Reset Timing Characteristics (IOVCC = 1.65 ~ 3.3 V)

Item	Symbol	Unit	Min.	Тур.	Max.
Reset low-level width	t _{RES_L}	ms	1	ı	-
Reset rise time	t_{rRES}	μs	i	ı	10
Reset high-level width	t _{RES H}	ms	50	-	-




Page 139 of 143 Version: 0.5





14.4. AC Characteristics

14.4.1. DBI Type B (18/16/9/8 bit) Interface Timing Characteristics



Signal	Symbo I	Parameter	min	max	Unit	Description
D/CX	tast	Address setup time	10	-	ns	
D/GX	taht	Address hold time (Write/Read)	10	-	ns	
	tcs	Chip Select setup time (Write)	20	-	ns	
CSX	trcs	Chip Select setup time (Read)	20	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	20	-	ns	
WRX	twc	Write cycle	100	-	ns	
	twrh	Write Control pulse H duration	50	-	ns	
	twrl	Write Control pulse L duration	50	-	ns	
	trc	Read cycle	450	-	ns	
RDX	trdh	Read Control pulse H duration	250	-	ns	
	trdl	Read Control pulse L duration	170	-	ns	
DB[17:0],	twds	Write data setup time	15	-	ns	
DB[15:0],	twdh	Write data hold time	25	-	ns	For maximum CL=30pF
DB[8:0],	tracc	Read access time	10	340	ns	For minimum CL=8pF
DB[7:0]	trod	Read output disable time	10	-	ns	

Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.


Note: Ta = -30 to 70 $^{\circ}$ C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, GND=0V

Page 140 of 143 Version: 0.5





14.4.2. DBI Type C Interface Timing Characteristics




Signal	Symbol	Parameter	Min.	Max.	Unit	Description
CSX	t _{css}	Chip select setup time (Write)	40	-	ns	
	t _{csh}	Chip select hold time (Write)	40	-	ns	
D/CX	t _{as}	Address setup time	10		ns	
D/CX	t _{ah}	Address hold time (Write/Read)	10		ns	
MDV/COL	t _{wc}	Write cycle	100		ns	
WRX/SCL (Write)	t _{wrh}	SCL High duration (write)	50		ns	
(VVIIIC)	t _{wrl}	SCL Low duration (write)	50		ns	
MDV/OOL	t _{rc}	Read cycle	300		ns	
WRX/SCL (Read)	t _{rdh}	SCL High duration (read)	120		ns	
	t _{rdl}	SCL Low duration (read)	120		ns	
DIN/SDA	t _{ds}	Data setup time	30		ns	
(Driver IC)	t _{dh}	Data hold time	30		ns	
DOUT (Driver IC)	t _{acc}	Access time	-	110	ns	
	t _{od}	Output disable time	10		ns	

Page 141 of 143 Version: 0.5





14.4.3. DPI Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit
VSYNC /	t _{SYNCS} VSYNC/HSYNC setup time		15	-	ns
HSYNC	tsynch	VSYNC/HSYNC hold time	15	-	ns
ENABLE	t _{ENS}	ENABLE setup time	15	-	ns
ENABLE	t _{ENH}	ENABLE hold time	15	-	ns
D[47.0]	t _{POS}	Data setup time 15		-	ns
D[17:0]	t _{PDH}	Data hold time	15	-	ns
	PWDH	DOTCLK high-level period	52	-	ns
	PWDL	DOTCLK low-level period	52	-	ns
DOTCLK	tcycd	DOTCLK cycle time	104	-	ns
	t_{rgbr} , t_{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns

Page 142 of 143 Version: 0.5





15. Revision History

Version	Date	Page	Description
No.			
0.1	2009/10/6		New Formal Create
0.2	2009/11/24	35	Modify RGB PCLK limitation
		141	
0.3	2009/12/23	34	Modify Hsync HLW
0.4	2010/03/10	139/140/14	Modify Clock duty cycle
		1	
0.5	2010/07/27	135	add Grayscale Voltage Generation