Forgiving Lock Part 1

Forgiving Lock Motivation

 You are an innovative lockmaker with a passion for craftsmanship, determined to create the next groundbreaking electronic lock!

• **ISSUE:** Sometimes people type in their password wrong!!

Me when I type my password wrong →







- MY SOLUTION: Loosen the password "constraints"
 - Make it easier for user to give correct password!!!










Forgiving Lock Design Problem

- Allowing users to provide a 4-bit continuous input stream password
 - $0000 (1) \rightarrow 0001 (0) \rightarrow 0010 (1) \rightarrow 0101 (1) \rightarrow 1011 (0) \rightarrow 0110$
 - User must push button to enter new bit into the stream
- User will also have ability to flush password with a priority reset
 - XXXX –(Reset) → 0000
 - Priority Reset If reset detected, ignore incoming additional user input
- Example Loosened Password Constraint
 - Allow user to unlock if the current code has alternating numbers in at least 3 digits
 - Ex. 010x, 101x, x010, ...

Forgiving Lock Design Diagram

- Will be fully synchronous with a negatively edge triggered active-low button
- Allows 2 input switches: One for Reset, another for Input
- Output: If code is unlocked, light up LEDG[0]



Some Questions

ForgivingLock

KEY3

CLK

SW[2]


Reset

SW[0]

In

- 1. Is this a Moore/Mealy Machine?
- 2. How many internal states exist in this machine?
- 3. For synchronization, should we be using a latch or a FF? Why?
- 4. What does it mean for our machine to be synchronized?
 - a. If our reset was 'asynchronous', what changes?
 - b. Why might we choose one over the other?

Review: Sequential Circuit Components



Code	Inp	Unicalisad	
	0	1	Unlocked

O a al a	Input (In)		Hada alaa d
Code	0	1	Unlocked

Code⁺ (Next_Code)

Code⁺ (Next_Code)

O a al a	Input (In)		
Code	0	1	Unlocked
0000			
0001			
0010			
0011			
0100			
0101			
0110			
0111			

0 - 4 -	Input (In)		
Code	0	1	Unlocked
1000			
1001			
1010			
1011			
1100			
1101			
1110			
1111			

Code⁺ (Next_Code)

Code⁺ (Next_Code)

Code	Inpu		
	0	1	Unlocked
0000	0000	0001	
0001			
0010			
0011			
0100			
0101			
0110			
0111			

	Input (In)		
Code	0	1	Unlocked
1000			
1001			
1010			
1011			
1100			
1101			
1110			
1111			

Code⁺ (Next_Code)

Code⁺ (Next_Code)

Code	Inpu	I I m I m a lea d	
	0	1	Unlocked
0000	0000	0001	
0001	0010	0011	
0010			
0011			
0100			
0101			
0110			
0111			

O a al a	Input (In)		
Code	0	1	Unlocked
1000			
1001			
1010			
1011			
1100			
1101			
1110			
1111			

Code⁺ (Next_Code)

Code⁺ (Next_Code)

Code	Inpu	Unicaliad	
	0	1	Unlocked
0000	0000	0001	
0001	0010	0011	
0010	0100	0101	
0011			
0100			
0101			
0110			
0111			

01.	Input (In)		
Code	0	1	Unlocked
1000			
1001			
1010			
1011			
1100			
1101			
1110			
1111			

Code⁺ (Next_Code)

Code	Inpu	Unicologi	
	0	1	Unlocked
0000	0000	0001	
0001	0010	0011	
0010	0100	0101	
0011	0110	0111	
0100			
0101			
0110			
0111			

Codo	Input (In)		
Code	0	1	Unlocked
1000			
1001			
1010			
1011			
1100			
1101			
1110			
1111			

Code⁺ (Next_Code)

Code	Inpu	t (ln)	
Code	0	1	Unlocked
0000	0000	0001	
0001	0010	0011	
0010	0100	0101	
0011	0110	0111	
0100	1000	1001	
0101	1010	1011	
0110	1100	1101	
0111	1110	1111	

Codo	Inpu	l links also d	
Code	0 1		Unlocked
1000			
1001			
1010			
1011			
1100			
1101			
1110			
1111			

Code⁺ (Next_Code)

Code⁺ (Next_Code)

O a al a	Inpu	Unicolocal	
Code	0	1	Unlocked
0000	0000	0001	
0001	0010	0011	
0010	0100	0101	
0011	0110	0111	
0100	1000	1001	
0101	1010	1011	
0110	1100	1101	
0111	1110	1111	

O a d a	Inpu	t (ln)	
Code	0	1	Unlocked
1000	0000	0001	
1001	0010	0011	
1010	0100	0101	
1011	0110	0111	
1100	1000	1001	
1101	1010	1011	
1110	1100	1101	
1111	1110	1111	

Code⁺ (Next_Code)

Cada	Inpu	Input (In)		
Code	0	1	Unlocked	
0000	0000	0001	0	
0001	0010	0011	0	
0010	0100	0101	1	
0011	0110	0111	0	
0100	1000	1001	1	
0101	1010	1011	1	
0110	1100	1101	0	
0111	1110	1111	0	

Codo	Inpu	Unlocked	
Code	0	1	Uniocked
1000	0000	0001	0
1001	0010	0011	0
1010	0100	0101	1
1011	0110	0111	1
1100	1000	1001	0
1101	1010	1011	1
1110	1100	1101	0
1111	1110	1111	0

Code⁺ (Next_Code)


Code	Inpu	Unlooked	
Code	0	1	Unlocked
0000	0000	0001	0
0001	0010	0011	0
0010	0100	0101	1
0011	0110	0111	0
0100	1000	1001	1
0101	1010	1011	1
0110	1100	1101	0
0111	1110	1111	0

O a al a	Inpu	t (ln)	
Code	0	1	Unlocked
1000	0000	0001	0
1001	0010	0011	0
1010	0100	0101	1
1011	0110	0111	1
1100	1000	1001	0
1101	1010	1011	1
1110	1100	1101	0
1111	1110	1111	0

Code⁺ (Next_Code)

Creating Next State (Transition) Equations


- Need to write equation(s) for Next_Code
 - Hint: Focus on each bit at a time (How many bits are there?)
 - What is Next_Code dependent on?
- Don't worry about writing code yet





Creating Next State (Transition) Equations


```
Next_Code[3] = Code[2]
Next_Code[2] = Code[1]
Next_Code[1] = Code[0]
Next_Code[0] = In
```





Creating Output Equations

- Need to write an equation for Unlocked
 - Use a K-Map to get a minimal SOP!!!!
 - Remember: We are dealing with a Moore machine





{Code[3], Code[2]} / {Code[1], Code[0]}		

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00				
01				
11				
10				

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0			
01				
11				
10				

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0	0		
01				
11				
10				

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0	0	0	
01				
11				
10				

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0	0	0	1
01				
11				
10				

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0	0	0	1
01	1	1	0	0
11				
10				

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0	0	0	1
01	1	1	0	0
11	0	1	0	0
10	0	0	1	1

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0	0	0	1
01	1	1	0	0
11	0	1	0	0
10	0	0	1	1

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0	0	0	1
01	1	1	0	0
11	0	1	0	0
10	0	0	1	1

1. Find all Prime Implicants!

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0	0	0	1
01	1	1	0	0
11	0	1	0	0
10	0	0	1	1

1. Find all Prime Implicants!

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0	0	0	1
01	1	1	0	0
11	0	1	0	0
10	0	0	1	1

- 1. Find all Prime Implicants!
- 2. Indicate which PI are Essential (EPI)

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0	0	0	1
01	1		0	0
11	0	1	0	0
10	0	0	1	

- 1. Find all Prime Implicants!
- 2. Indicate which PI are Essential (EPI)

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00	0	0	0	1
01	1		0	0
11	0	1	0	0
10	0	0	1	

- 1. Find all Prime Implicants!
- Indicate which Pl are Essential (EPI)
- 3. Remove all EPIs and remove any dominated PIs

Unlocked =

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00				1
01	1			
11		1		
10			1	

- 1. Find all Prime Implicants!
- Indicate which PI are Essential (EPI)
- 3. Remove all EPIs and remove any dominated PIs

Unlocked =

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00				1
01				
11		1		
10			1	1

- 1. Find all Prime Implicants!
- 2. Indicate which PI are Essential (EPI)
- 3. Remove all EPIs and remove any dominated PIs

Unlocked = (~Code[3] & Code[2] & Code[1])

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00				1
01				
11				
10			1	

- 1. Find all Prime Implicants!
- 2. Indicate which PI are Essential (EPI)
- B. Remove all EPIs and remove any dominated PIs

Unlocked = (~Code[3] & Code[2] & ~Code[1]) | (Code[2] & ~Code[1] & Code[0])

Creating Output Equations (K-Map Approach)

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00				1
01				
11				
10				

- 1. Find all Prime Implicants!
- 2. Indicate which PI are Essential (EPI)
- 3. Remove all EPIs and remove any dominated PIs

Unlocked = (~Code[3] & Code[2] & ~Code[1]) | (Code[2] & ~Code[1] & Code[0]) | (Code[3] & ~Code[2] & Code[1])

Creating Output Equations (K-Map Approach)

{Code[3], Code[2]} / {Code[1], Code[0]}	00	01	11	10
00				
01				
11				
10				

- 1. Find all Prime Implicants!
- 2. Indicate which PI are Essential (EPI)
- 3. Remove all EPIs and remove any dominated PIs

Unlocked = (~Code[3] & Code[2] & ~Code[1]) | (Code[2] & ~Code[1] & Code[0]) | (Code[3] & ~Code[2] & Code[1]) | (~Code[2] & Code[1] & ~Code[0])

Creating Output Equations (K-Map Approach)

```
Unlocked = (~Code[3] & Code[2] & ~Code[1])

(Code[2] & ~Code[1] & Code[0]) |

(Code[3] & ~Code[2] & Code[1]) |

(~Code[2] & Code[1] & ~Code[0])
```

- 1. Find all Prime Implicants!
- Indicate which PI are Essential (EPI)
- 3. Remove all EPIs and remove any dominated PIs
- 4. DONE in 1 round!!

Starter Code Template (Code to Copy on Right)

```
module ForgivingLock(
  // TODO: What are the inputs/outputs?
);
  // TODO: What registers/wires should we declare?
  // TODO: Should we have any initialization?
    TODO: Next State Logic (Combinational or Sequential?)
    TODO: Memory Logic (Combinational or Sequential?)
    TODO: Output Logic (Combinational or Sequential?)
endmodule
```

```
module ForgivingLock(
 // TODO: What are the inputs/outputs?
 // TODO: What registers/wires should we declare?
 // TODO: Should we have any initialization?
 // TODO: Next State Logic (Combinational or Sequential?)
 // TODO: Memory Logic (Combinational or Sequential?)
 // TODO: Output Logic (Combinational or Sequential?)
endmodule
```

Top-Level Module and Testbench Code

```
module ForgivingTopLevel(
input [3:3] KEY,
input [1:0] SW,
output [0:0] LEDG
);

ForgivingLock i(.CLK(KEY[3]), .Reset(SW[1]), .ln(SW[0]), .Unlocked(LEDG[0]));
endmodule
```

```
ForgivingLock dut( CLK(KEYD), Reset(SW(1), In(SW(0), Unlocked(LEDG(0))
 // Task for inserting 1
task inserting_1_Task;
input correct_LEDG_val;
  begin
SW = 2501;
#5:
KEY[3] = 150;
correct_LEDG = correct_LEDG_val;
eS;
```

```
module ForgivingLock(
    // TODO: What are the inputs/outputs?
);

// TODO: What registers/wires should we declare?


// TODO: Should we have any initialization?

// TODO: Next State Logic (Combinational or Sequential?)

// TODO: Memory Logic (Combinational or Sequential?)

// TODO: Output Logic (Combinational or Sequential?)


endmodule
```




```
module ForgivingLock(
  input CLK,
  input Reset,
  input In,
  output Unlocked
);
  // TODO: What registers/wires should we declare?
  // TODO: Should we have any initialization?
  // TODO: Next State Logic (Combinational or Sequential?)
  // TODO: Memory Logic (Combinational or Sequential?)
  // TODO: Output Logic (Combinational or Sequential?)
endmodule
```




```
module ForgivingLock(
  input CLK,
  input Reset,
  input In,
  output Unlocked
  // TODO: What registers/wires should we declare?
  // TODO: Should we have any initialization?
  // TODO: Next State Logic (Combinational or Sequential?)
     TODO: Memory Logic (Combinational or Sequential?)
  // TODO: Output Logic (Combinational or Sequential?)
endmodule
```







```
module ForgivingLock(
  input CLK,
  input Reset,
  input In,
  output Unlocked
  // Declaring all memory as register
  /* NOTE: All variables modified in procedural blocks
           need to be reg as well */
  reg [3:0] Code, Next Code;
  // TODO: Should we have any initialization?
  // TODO: Next State Logic (Combinational or Sequential?)
  // TODO: Memory Logic (Combinational or Sequential?)
  // TODO: Output Logic (Combinational or Sequential?)
endmodule
```






```
module ForgivingLock(
  input CLK,
  input Reset,
  input In,
  output Unlocked
  // Declaring all memory as register
  /* NOTE: All variables modified in procedural blocks
           need to be reg as well */
  reg [3:0] Code, Next Code;
  // Not needed as we have a reset, but doesn't hurt
  // REMEMBER: initial is synthesizable for FPGAs!
  initial Code = 4'b0000;
  // TODO: Next State Logic (Combinational or Sequential?)
  // TODO: Memory Logic (Combinational or Sequential?)
  // TODO: Output Logic (Combinational or Sequential?)
endmodule
```






```
module ForgivingLock(
  input CLK,
  input Reset,
  input In,
  output Unlocked
  // Declaring all memory as register
  /* NOTE: All variables modified in procedural blocks
           need to be reg as well */
  reg [3:0] Code, Next Code;
  // Not needed as we have a reset, but doesn't hurt
  // REMEMBER: initial is synthesizable for FPGAs!
  initial Code = 4'b0000;
  // TODO: Next State Logic (Combinational or Sequential?)
  // TODO: Memory Logic (Combinational or Sequential?)
  // TODO: Output Logic (Combinational or Sequential?)
endmodule
```

Next_Code[3] = Code[2] Next_Code[2] = Code[1] Next_Code[1] = Code[0] Next_Code[0] = In



```
module ForgivingLock(
  input CLK.
  input Reset,
  input In,
  output Unlocked
  // Declaring all memory as register
  /* NOTE: All variables modified in procedural blocks
           need to be reg as well */
  reg [3:0] Code, Next Code;
  // Not needed as we have a reset, but doesn't hurt
  // REMEMBER: initial is synthesizable for FPGAs!
  initial Code = 4'b0000:
  // Next State Logic (Combinational)
  // always @* - Sensitivity list covers ALL inputs
  // If any input changes --> Block gets executed
  always @* begin
    Next Code[3] = Code[2];
    Next Code[2] = Code[1];
    Next Code[1] = Code[0];
    Next Code[0] = In;
    // Another way with concatenation
    // Next Code = {Code[2:0], In};
  end
```


```
// TODO: Memory Logic (Combinational or Sequential?)
// TODO: Output Logic (Combinational or Sequential?)
endmodule
```



```
module ForgivingLock(
  input CLK.
  input Reset,
  input In,
  output Unlocked
  // Declaring all memory as register
  /* NOTE: All variables modified in procedural blocks
           need to be reg as well */
  reg [3:0] Code, Next Code;
  // Not needed as we have a reset, but doesn't hurt
  // REMEMBER: initial is synthesizable for FPGAs!
  initial Code = 4'b0000:
  // Next State Logic (Combinational)
  // always @* - Sensitivity list covers ALL inputs
  // If any input changes --> Block gets executed
  always @* begin
    Next Code[3] = Code[2];
    Next Code[2] = Code[1];
    Next Code[1] = Code[0];
    Next_Code[0] = In:
    // Another way with concatenation
    // Next Code = {Code[2:0], In};
```

```
// Memory Logic (Sequential)
// --> Sensitivity is clocked on CLK
// Code only changes on negedge of CLK
always @(negedge CLK) begin
   Code = (Reset) ? 4'b0000 : Next_Code;
end

// TODO: Output Logic (Combinational or Sequential?)
endmodule
```



```
Unlocked = (~Code[3] & Code[2] & ~Code[1]) |

(Code[2] & ~Code[1] & Code[0]) |

(Code[3] & ~Code[2] & Code[1]) |

(~Code[2] & Code[1] & ~Code[0])
```

```
module ForgivingLock(
  input CLK.
  input Reset,
  input In,
  output Unlocked
  // Declaring all memory as register
  /* NOTE: All variables modified in procedural blocks
           need to be reg as well */
  reg [3:0] Code, Next Code;
  // Not needed as we have a reset, but doesn't hurt
  // REMEMBER: initial is synthesizable for FPGAs!
  initial Code = 4'b0000:
  // Next State Logic (Combinational)
  // always @* - Sensitivity list covers ALL inputs
  // If any input changes --> Block gets executed
  always @* begin
    Next Code[3] = Code[2];
    Next Code[2] = Code[1];
    Next Code[1] = Code[0];
    Next_Code[0] = In:
    // Another way with concatenation
    // Next Code = {Code[2:0], In};
```

```
// Memory Logic (Sequential)
  // --> Sensitivity is clocked on CLK
  // Code only changes on negedge of CLK
  always @(negedge CLK) begin
   Code = (Reset) ? 4'b0000 : Next Code;
  end
  // Output Logic (Combinational)
  assign Unlocked = (~Code[3] & Code[2] & ~Code[1])
                    (Code[2] & ~Code[1] & Code[0])
                    (Code[3] & ~Code[2] & Code[1])
                    (~Code[2] & Code[1] & ~Code[0]);
endmodule
```

(Optional) Try to simply the Unlocked equation above using your theorems!

Try to further simply using XORs!

Final Code for Forgiving Lock

```
'timescale 1ns/1ns
module ForgivingTopLevel(
input [3:3] KEY,
input [1:0] SW,
output [0:0] LEDG
);
ForgivingLock i(.CLK(KEY[3]), .Reset(SW[1]), .In(SW[0]), .Unlocked(LEDG[0]));
endmodule
```

```
module ForgivingTestbench
 reg [3:3] KEY;
 wire [0:0] LEDG;
 ForgivingLock dut(.CLK(KEY[3]), .Reset(SW[1]), .In(SW[0]), .Unlocked(LEDG[0]));
 reg correct LEDG;
 // Task for inserting (
 task Resetting Task
   SW = 2510
   KEY[3] = 1'b0;
  correct LEDG = 1'b0;
   KEY[3] = 1'b1;
 endtask
 // Task for inserting 0
 task Inserting_0_Task
 input correct_LEDG_val;
   SW = 2500
   KEY[3] = 1'b0:
  correct_LEDG = correct_LEDG_val;
   KEY[3] = 1'b1;
 // Task for inserting 1
 task Inserting_1_Task;
input correct LEDG val:
   SW = 2'b01;
   KEY[3] = 1'b0:
   correct_LEDG = correct_LEDG_val;
   KEY[3] = 1'b1;
 KEY[3] = 1'b1;
 correct_LEDG = 1'b0;
 Resetting Task:
  // Inserting 0
  Inserting_0_Task(1'b0);
  // Cycling through all of the states
  Inserting 1 Task(1'b0); // 0001
  Inserting_0_Task(1'b1); // 0010
  Inserting 1 Task(1'b1); // 0101
  Inserting 0 Task(1'b1): // 1010
  Inserting_0_Task(1'b1); // 0100
 Inserting_1_Task(1'b0); // 1001
  Inserting_1_Task(1'b0); // 0011
 Inserting_0_Task(1'b0); // 0110
 Inserting_1_Task(1'b1); // 1101
 Inserting 1 Task(1'b1): // 1011
  Inserting_0_Task(1'b0); // 0110
 Inserting_0_Task(1'b0); // 1100
  Inserting_0_Task(1'b0); // 1000
  Inserting_1_Task(1'b0); // 0001
  Inserting_1_Task(1'b0); // 0011
  Inserting_1_Task(1'b0); // 0111
  Inserting 0 Task(1'b0); // 1110
  Inserting_1_Task(1'b1); // 1101
  Inserting 1 Task(1'b1); // 1011
  Inserting_1_Task(1'b0); // 0111
  Inserting_1_Task(1'b0); // 1111
endmodule
```

```
module ForgivingLock(
input CLK.
 input Reset.
input In,
output Unlocked
// Declaring all memory as register
/* NOTE: All variables modified in procedural blocks
      need to be reg as well */
 reg [3:0] Code, Next Code;
// Not needed as we have a reset, but doesn't hurt
 // REMEMBER: initial is synthesizable for FPGAs!
 initial Code = 4'b0000;
// Next State Logic (Combinational)
// always @* - Sensitivity list covers ALL inputs
 // If any input changes --> Block gets executed
 always @* begin
  Next Code[3] = Code[2];
  Next_Code[2] = Code[1];
  Next_Code[1] = Code[0];
  Next Code[0] = In;
  // Another way with concatenation
  // Next_Code = {Code[2:0], In};
 end
 // Memory Logic (Sequential)
 // --> Sensitivity is clocked on CLK
 // Code only changes on negedge of CLK
 always @(negedge CLK) begin
  Code = (Reset) ? 4'b0000 : Next Code;
 // Output Logic (Combinational)
 assign Unlocked = (~Code[3] & Code[2] & ~Code[1]) |
            (Code[2] & ~Code[1] & Code[0]) |
           (Code[3] & ~Code[2] & Code[1]) |
           (~Code[2] & Code[1] & ~Code[0]);
// Another way to write after theorem simplifications
 // assign Unlocked = (Code[2] & ~Code[1] & (~Code[3] | Code[0])) |
             (~Code[2] & Code[1] & (Code[3] | ~Code[0]));
// Going beyond with conceptual and using XOR statements
 // assign Unlocked = ((Code[3] ^ Code[2]) & (Code[2] ^ Code[1])) |
             ((Code[2] ^ Code[1]) & (Code[1] ^ Code[0]));
endmodule
```