
Self-Selecting Mux

Self-Selecting Clocked Mux!!



Some Questions to Ask

- 1. What is a DFF?
- 2. What is CLK?


- In0[1:0] 00
 In1[1:0] 01
 In2[1:0] 10
 In3[1:0] 11

 CLK Q'[1:0]


 2
 Q'[1:0]
- 3. What is the diagram even doing?
- 4. How many states exist in this circuit?
- 5. What are those states?

State Assignments


State Bits		State Name
?	?	State Name




State Bits		State Name
S[1]	S[0]	State Name
?	?	
?	?	
?	?	
?	?	



State Bits		State Name
S[1]	S[0]	State Name
0	0	?
0	1	?
1	0	?
1	1	?



State Bits		State Name
S[1]	S[0]	State Name
0	0	S0
0	1	S1
1	0	S2
1	1	S 3




Constructing State Transition Diagram

Let's Build a State Diagram

































Generating High-Level Next State Equation

Generating High-Level Next State Equation

```
if (S = ??):
 S^+ = ??
else if (S = ??):
 S^+ = ??
else if (S = ??):
 S^+ = ??
else:
```



Generating High-Level Next State Equation

```
if (S = S0):
 S^+ = In0
else if (S = S1):
 S^+ = In1
else if (S = S2):
 S^{+} = In2
else:
 S^{+} = In3
```

