

PSoC® Creator™ Project Datasheet for vuggeControl

Creation Time: 05/26/2015 16:27:18

User: FELIX_AC_WIN\Felix

Project: vuggeControl

Tool: PSoC Creator 3.1 SP3

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600 http://www.cypress.com



Copyright

Copyright © 2015 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

Trademarks

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Philips I2C Patent Rights

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



Table of Contents

1 Overview	1
2 Pins	3
2.1 Hardware Pins	
2.2 Hardware Ports	6
2.3 Software Pins	7
3 System Settings	8
3.1 System Configuration	8
3.2 System Debug Settings	8
3.3 System Operating Conditions	8
4 Clocks	9
4.1 System Clocks	. 10
4.2 Local and Design Wide Clocks	. 10
5 Interrupts	. 12
5.1 Interrupts	. 12
6 Flash Memory	. 13
7 Design Contents	. 14
7.1 Schematic Sheet: Page 1	. 14
8 Components	. 15
8.1 Component type: PWM [v3.30]	. 15
8.1.1 Instance PWM	. 15
8.2 Component type: SCB_P4 [v2.0]	. 16
8.2.1 Instance I2CVuggesystem	. 16
8.2.2 Instance sensorI2C	. 28
8.3 Component type: Timer [v2.70]	.40
8.3.1 Instance loopTimer	. 40
8.4 Component type: UART [v2.50]	. 41
8.4.1 Instance debugOut	
9 Other Resources	44



1 Overview

The Cypress PSoC 4 is a family of 32-bit devices with the following characteristics:

- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals such as PWM, UART, SPI and I2C
- Analog subsystem that includes 12-bit SAR ADC, comparators, op amps, CapSense, LCD drive and more
- Several types of memory elements, including SRAM and flash
- Programming and debug system through Serial Wire Debug (SWD)
- High-performance 32-bit ARM Cortex-M0 core with a nested vectored interrupt controller (NVIC)
- Flexible routing to all pins

Figure 1 shows the major components of a typical <u>PSoC 4200</u> family member PSoC 4 device. For details on all the systems listed above, please refer to the <u>PSoC 4 Technical Reference Manual</u>.




Figure 1. PSoC 4200 Device Family Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Part Number	CY8C4245AXI-483
Package Name	44-TQFP
Architecture	PSoC 4
Family	PSoC 4200
CPU speed (MHz)	48
Flash size (kBytes)	32
SRAM size (kBytes)	4
Vdd range (V)	1.71 to 5.5
Automotive qualified	No (Industrial Grade Only)
Temp range (Celcius)	-40 to 85

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by HFCLK, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources


Name	In Use	Free	Total Resources Available	% in Use
Digital clock dividers	3	1	4	75.0%
Pins	12	24	36	33.3%
UDB Macrocells	20	12	32	62.5%
UDB Unique Pterms	45	19	64	70.3%
UDB Datapath Cells	4	0	4	100.0%
UDB Status Cells	2	2	4	50.0%
UDB Control Cells	3	1	4	75.0%
Interrupts	4	28	32	12.5%
Comparator/Opamp Fixed Blocks	0	2	2	0.0%
SAR Fixed Blocks	0	1	1	0.0%
CSD Fixed Blocks	0	1	1	0.0%
CapSense Blocks	0	1	1	0.0%
8-bit CapSense IDACs	0	1	1	0.0%
7-bit CapSense IDACs	0	1	1	0.0%
Temperature Sensors	0	1	1	0.0%
Low Power Comparators	0	2	2	0.0%
TCPWM Blocks	0	4	4	0.0%
Serial Communication Blocks	2	0	2	100.0%
Segment LCD Blocks	0	1	1	0.0%



2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Туре	Drive Mode
1	VSS	VSS	Power	Dilve Widde
2	P2[0]	PWM A	Dgtl Out	Strong drive
3		PWM B		
	P2[1]	—	Dgtl Out	Strong drive
4	P2[2]	GPIO [unused]		
5	P2[3]	GPIO [unused]		
6	P2[4]	GPIO [unused]		
7	P2[5]	GPIO [unused]		
8	P2[6]	GPIO [unused]		
9	P2[7]	GPIO [unused]		
10	VSS	VSS	Power	
11	P3[0]	GPIO [unused]		
12	P3[1]	GPIO [unused]		
13	P3[2]	Debug:SWD_IO	Reserved	
14	P3[3]	Debug:SWD_CK	Reserved	
15	P3[4]	ShutdownSwich	Software Input	HiZ digital
16	P3[5]	GPIO [unused]		
17	P3[6]	activityDebug	Software Output	Strong drive
18	P3[7]	GPIO [unused]		
19	VDDD	VDDD	Power	
20	P4[0]	\I2CVuggesystem:scl\	Dgtl In	OD, DL
21	P4[1]	\I2CVuggesystem:sda\	Dgtl In	OD, DL
22	P4[2]	GPIO [unused]		
23	P4[3]	GPIO [unused]		
24	P0[0]	GPIO [unused]		
25	P0[1]	GPIO [unused]		
26	P0[2]	GPIO [unused]		
27	P0[3]	GPIO [unused]		
28	P0[4]	\sensorI2C:scl\	Dgtl In	OD, DL
29	P0[5]	\sensorl2C:sda\	Dgtl In	OD, DL
30	P0[6]	GPIO [unused]	29	02, 32
31	P0[7]	GPIO [unused]		
32	XRES	XRES	Dedicated	
33	VCCD	VCCD	Power	
34	VDDD	VDDD	Power	
35	VDDA	VDDA	Power	
36	VSSA	VSSA	Power	
37	P1[0]	GPIO [unused]	I OWEI	
38	P1[1]	GPIO [unused]		
39	P1[2]	GPIO [unused]		
40	P1[3]	GPIO [unused]	Dart C :	Otrono III
41	P1[4]	Tx_1	Dgtl Out	Strong drive
42	P1[5]	ESSwitch	Dgtl In	Res pull up
43	P1[6]	GPIO [unused]		
44	P1[7]/VREF	GPIO [unused]		



Abbreviations used in Table 3 have the following meanings:

- Dgtl Out = Digital Output
- HiZ digital = High impedance digital
- Dgtl In = Digital Input
- OD, DL = Open drain, drives low
- Res pull up = Resistive pull up



2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Pin	Name	Type	Drive Mode
P0[0]	24	GPIO [unused]		
P0[1]	25	GPIO [unused]		
P0[2]	26	GPIO [unused]	nused]	
P0[3]	27	GPIO [unused]		
P0[4]	28	\sensorI2C:scl\	Dgtl In	OD, DL
P0[5]	29	\sensorI2C:sda\	Dgtl In	OD, DL
P0[6]	30	GPIO [unused]		
P0[7]	31	GPIO [unused]		
P1[0]	37	GPIO [unused]		
P1[1]	38	GPIO [unused]		
P1[2]	39	GPIO [unused]		
P1[3]	40	GPIO [unused]		
P1[4]	41	Tx_1	Dgtl Out	Strong drive
P1[5]	42	ESSwitch	Dgtl In	Res pull up
P1[6]	43	GPIO [unused]		
P1[7]/VREF	44	GPIO [unused]		
P2[0]	2	PWM_A	Dgtl Out	Strong drive
P2[1]	3	PWM_B	Dgtl Out	Strong drive
P2[2]	4	GPIO [unused]		
P2[3]	5	GPIO [unused]		
P2[4]	6	GPIO [unused]		
P2[5]	7	GPIO [unused]		
P2[6]	8	GPIO [unused]		
P2[7]	9	GPIO [unused]		
P3[0]	11	GPIO [unused]		
P3[1]	12	GPIO [unused]		
P3[2]	13	Debug:SWD_IO	Reserved	
P3[3]	14	Debug:SWD_CK	Reserved	
P3[4]	15	ShutdownSwich	Software Input	HiZ digital
P3[5]	16	GPIO [unused]		
P3[6]	17	activityDebug	Software Output	Strong drive
P3[7]	18	GPIO [unused]		
P4[0]	20	\I2CVuggesystem:scl\	Dgtl In	OD, DL
P4[1]	21	\I2CVuggesystem:sda\	Dgtl In	OD, DL
P4[2]	22	GPIO [unused]		
P4[3]	23	GPIO [unused]		

Abbreviations used in Table 4 have the following meanings:

- Dgtl In = Digital Input
- OD, DL = Open drain, drives low
- Dgtl Out = Digital Output
- Res pull up = Resistive pull up
- HiZ digital = High impedance digital



2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

Name	Port	Type
\I2CVuggesystem:scl\	P4[0]	Dgtl In
\l2CVuggesystem:sda\	P4[1]	Dgtl In
\sensorI2C:scl\	P0[4]	Dgtl In
\sensorI2C:sda\	P0[5]	Dgtl In
activityDebug	P3[6]	Software
		Output
Debug:SWD_CK	P3[3]	Reserved
Debug:SWD_IO	P3[2]	Reserved
ESSwitch	P1[5]	Dgtl In
PWM_A	P2[0]	Dgtl Out
PWM_B	P2[1]	Dgtl Out
ShutdownSwich	P3[4]	Software
		Input
Tx_1	P1[4]	Dgtl Out

Abbreviations used in Table 5 have the following meanings:

- Dgtl In = Digital Input
- Dgtl Out = Digital Output

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the System Reference Guide
 - CyPins API routines
- Programming Application Interface section in the cy_pins component datasheet



3 System Settings

3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Unused Bonded IO	Allow but warn
Heap Size (bytes)	0x80
Stack Size (bytes)	0x0400
Include CMSIS Core Peripheral Library Files	True

3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Chip Protection	Open
Debug Select	SWD (serial wire debug)

3.3 System Operating Conditions

Table 8. System Operating Conditions

Name	Value
VDDA (V)	3.3
Variable VDDA	True
VDDD (V)	3.3





4 Clocks

The clock system includes these clock resources:

- Two internal clock sources:
 - o 3 to 48 MHz Internal Main Oscillator (IMO) ±2% at 3 MHz
 - o 32 kHz Internal Low Speed Oscillator (ILO) output
- HFCLK can be generated using an external signal from EXTCLK pin
- Twelve clock dividers, each with 16-bit divide capability:
 - o Eight can be used for fixed-function blocks
 - o Four can be used for the UDBs

Figure 3. System Clock Configuration







4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired	Nominal	Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
			(MHz)	(MHz)		Reset	
SYSCLK	NONE	HFCLK	0	24	±2	True	True
IMO	NONE		24	24	±2	True	True
HFCLK	NONE	Direct_Sel	24	24	±2	True	True
Direct_Sel	NONE	IMO	24	24	±2	True	True
PLL_Sel	NONE	IMO	24	24	±2	True	True
DBL_Sel	NONE	IMO	24	24	±2	True	True
DPLL_Sel	NONE	IMO	24	24	±2	True	True
LFCLK	NONE	ILO	0	0.032	±60	True	True
ILO	NONE		0.032	0.032	±60	True	True
EXTCLK	NONE		24	0	±0	False	False
DigSig3	NONE		0	0	±0	False	False
DigSig4	NONE		0	0	±0	False	False
DigSig2	NONE		0	0	±0	False	False
DigSig1	NONE		0	0	±0	False	False

4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks

Name	Domain	Source	Desired Nominal Accuracy			Start	Enabled	
			Freq	Freq	(%)	at		
			(MHz)	(MHz)		Reset		
sensorI2C SCBCLK	FIXED FUNCT- ION	HFCLK	7.82	8	±2	True	True	



Name	Domain	Source	Desired Freq (MHz)	Nominal Freq (MHz)	Accuracy (%)	Start at Reset	Enabled
Clock_1	DIGITAL	HFCLK	4	4	±2	True	True
I2CVuggesys- tem_SCBCLK	FIXED FUNCT- ION	HFCLK	1.55	1.6	±2	True	True
debugOut_I- ntClock	DIGITAL	HFCLK	0.9216	0.9231	±2	True	True
t_clk	DIGITAL	HFCLK	0.04	0.04	±2	True	True

For more information on clocking resources, please refer to:

- Clocking System chapter in the PSoC 4 Technical Reference Manual
- Clocking System Chapter in the F30C 4 Technical
 Clocking chapter in the System Reference Guide
 CySysClkImo API routines
 CySysClkIllo API routines
 CySysClkWrite API routines



5 Interrupts

5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

Name	Priority	Vector
Endstop_isr	0	0
I2CVuggesystem_SCB_IRQ	1	10
sensorI2C_SCB_IRQ	2	11
loop_isr	3	2

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 4 Technical Reference Manual
- Interrupts chapter in the <u>System Reference Guide</u>
 Cylnt API routines and related registers
- Datasheet for cy_isr component



6 Flash Memory

PSoC 4 devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

Start Address	End Address	Protection Level
0x0	0x7FFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 128 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the <u>PSoC 4 Technical Reference Manual</u>
- Flash and EEPROM chapter in the **System Reference Guide**
 - CySysFlash API routines




7 Design Contents

This design's schematic content consists of the following schematic sheet:

7.1 Schematic Sheet: Page 1

Figure 5. Schematic Sheet: Page 1



This schematic sheet contains the following component instances:

- Instance <u>debugOut</u> (type: UART_v2_50)
- Instance <u>I2CVuggesystem</u> (type: SCB_P4_v2_0)
- Instance loopTimer (type: Timer_v2_70)
- Instance PWM (type: PWM_v3_30)
- Instance <u>sensorI2C</u> (type: SCB_P4_v2_0)



8 Components

8.1 Component type: PWM [v3.30]

8.1.1 Instance PWM

Description: 8 or 16-bit Pulse Width Modulator

Instance type: PWM [v3.30]

Datasheet: online component datasheet for PWM

Table 13. Component Parameters for PWM

Parameter Name	Value	Description
CaptureMode	None	Defines the functionality of the
		capture Input. The parameter
		determines which signal on the
		capture input is required to
		capture the current count value
		to the FIFO.
CompareStatusEdgeSense	true	Enables edge sense detection
		on compare outputs for use in
		edge sensitive interrupts
CompareType1	Less	Sets the compare value
		comparison type setting for the compare 1 output
CompareType2	Less	Sets the compare value
Compare rypez	Less	comparison type setting for the
		compare 2 output
CompareValue1	100	Compares Output 1 to value
CompareValue2	66	Compares Output 2 to value
DeadBand	2-4 Clock	Defines whether dead band
	Cycles	outputs are desired or not.
DeadTime	3	Defines the number of required
D		dead band clock cycles
DitherOffset	0.00	Allows the user to implement
		dither to get more bits out of a 8 or 16 bit PWM.
EnableMode	Software Only	Specifies the method of
Lilabiewiode	Software Only	enabling the PWM. This can be
		either hardware or software.
FixedFunction	false	Determines whether the fixed
		function counter timer is used or
		the UDB implementation is
		used.
InterruptOnCMP1	false	Enables the interrupt on
		compare1 true event
InterruptOnCMP2	false	Enables the interrupt on
		compare2 true event
InterruptOnKill	false	Enables the interrupt on a kill
Late was 10 a TO	£_1	event
InterruptOnTC	false	Enables the interrupt on
KillMode	Disabled	terminal count event Parameter to select the kill
Killivioue	Disabled	mode for build time.
		mode for build tillie.



Parameter Name	Value	Description
MinimumKillTime	1	Sets the minimum number of clock cycles that a kill must be
		active on the outputs when KillMode is set to Minimum Kill Time mode
Period	199	Defines the PWM period value
PWMMode	One Output	Defines the overall mode of the PWM
Resolution	8	Defines the bit width of the PWM (8 or 16 bits)
RunMode	Continuous	Defines the run mode options to be either continuous or one shot
TriggerMode	None	Determines the mode of starting the PWM, i.e. triggering the PWM counter to start
UseInterrupt	false	Enables the placement and usage of the status register

8.2 Component type: SCB_P4 [v2.0]

8.2.1 Instance I2CVuggesystem

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v2.0]

Datasheet: online component datasheet for SCB_P4

Table 14. Component Parameters for I2CVuggesystem

Parameter Name	Value	Description
Ezl2cBusVoltage	3.3	When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.
Ezl2cByteModeEnable	false	When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only available for PSoC 4200-BL devices.
Ezl2cClockFromTerm	false	When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component.
Ezl2cClockStretching	false	When the SCB mode is EZI2C, this parameter specifies whether the SCL is stretched while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C, this parameter defines EZI2C Data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.



Parameter Name	Value	Description
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C, this parameter defines the number of I2C slave addresses that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C, this parameter specifies EZI2C primary 7-bits slave address (MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C, this parameter specifies EZI2C secondary 7-bits slave address (MSB ignored). Only applicable when EZI2C clock stretching option is set.
Ezl2cSlewRate	Fast	When the SCB mode is EZI2C, this parameter specifies the slew rate settings of I2C pins depends on placement for PSoC 4200-BL devices.
Ezl2cSubAddressSize	8	When the SCB mode is EZI2C, this parameter specifies the maximum size of the slave buffer that is exposed to the master: 8bits – maximum buffer size is 256 bytes, 16 bits – maximum buffer size is 65535 bytes.
Ezl2cWakeEnable	false	When the SCB mode is EZI2C, this parameter enables wakeup from Deep Sleep on I2C address match event.
I2cAcceptAddress	false	When the SCB mode is I2C, this parameter specifies whether to accept a match I2C slave address in the RX FIFO or not. This option could be used for software address matching.
I2cBusVoltage	3.3	When the SCB mode is I2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.
I2cByteModeEnable	false	When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only available for PSoC 4200-BL devices.
I2cClockFromTerm	false	When the SCB mode is I2C, this parameter allows the provision of a clock terminal to connect a clock from outside the component.



Parameter Name	Value	Description
I2cDataRate	100	When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	true	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Slave	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-MasterSlave.
I2cOvsFactor	16	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	8	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	8	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cSlaveAddress	8	When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored).
I2cSlaveAddressMask	254	When the SCB mode is I2C, this parameter specifies the I2C Slave address mask. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the I2C slave address.
I2cSlewRate	Fast	When the SCB mode is I2C, this parameter specifies the slew rate settings of the I2C pins.
I2cWakeEnable	false	When the SCB mode is I2C, this parameter enables wakeup from Deep Sleep on an I2C address match event.



Parameter Name	Value	Description
ScbMisoSdaTxEnable	true	This parameter defines the availability of the spi_miso_i2csda_uart_tx pin.
ScbMode	EZI2C	This parameter defines the mode of operation for the SCB component.
ScbMosiSclRxEnable	true	This parameter defines the availability of the spi_mosi_i2cscl_uart_rx pin.
ScbRxWakeIrqEnable	false	This parameter defines the availability of the spi_mosi_i2cscl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the availability of the sclk pin.
ScbSs0Enable	false	This parameter defines the availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the availability of the ss3 pin.
SpiBitRate	1000	When the SCB mode is SPI, this parameter specifies the SPI Bit rate in kbps. The standard bit rates are: 500, 1000-8000 kbps.
SpiBitsOrder	MSB First	When the SCB mode is SPI, this parameter defines the bit order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only available for PSoC 4200-BL devices.
SpiClockFromTerm	false	When the SCB mode is SPI, this parameter provides a clock terminal to connect a clock outside the component in SPI mode.
SpiFreeRunningSclk	false	When the SCB mode is SPI, this parameter specifies the SCLK generation by the master as: gated or free running (continuous). Only available for pSoC 4200-BL devices.



Parameter Name	Value	Description
SpiInterruptMode SpiIntrMasterSpiDone	None	When the SCB mode is SPI, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside the component. When the SCB mode is SPI,
	Idioo	this parameter enables the SCB.INTR_M. SPI_DONE interrupt source. SCB.INTR_M. SPI_DONE: all data are sent into TX FIFO and the TX FIFO and the TX FIFO and the shifter register are emptied. Only applicable for SPI Master mode.
SpilntrRxFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL: RX FIFO is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY: RX FIFO is not empty. There is at least one entry to get data from.
SpiIntrRxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.OVERFLOW interrupt source. SCB.INTR_RX.OVERFLOW: attempt to write to a full RX FIFO.
SpilntrRxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER: RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW: attempt to read from an empty RX FIFO.



Parameter Name	Value	Description
SpiIntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode.
SpiIntrTxEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY: TX FIFO is empty.
SpiIntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL: TX FIFO is not full. There is at least one entry to put data.
SpiIntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW: attempt to write to a full TX FIFO.
SpilntrTxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER: TX FIFO has fewer entries than the value specified by SpiTxTriggerLevel.
SpiIntrTxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW: attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiManualOversampleControl	true	OBSOLETE: this parameter is left for compatibility and it is not used any more.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.



Parameter Name	Value	Description
SpiMode	Slave	When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one slave select line. The SPI Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI, this parameter define the number of data bits inside the SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI, this parameter defines the oversampling factor of SCBCLK.
SpiRxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the RX buffer.
SpiRxTriggerLevel	7	When the SCB mode is SPI, this parameter defines the number of entries in the RX FIFO to trigger the SCB.INTRRX.TRIGGER interrupt event.
SpiSclkMode	CPHA = 0, CPOL = 0	When the SCB mode is SPI, this parameter defines the serial clock phase (CPHA) and polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 0. Only available for PSoC 4200-BL devices.
SpiSs1Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 1. Only available for PSoC 4200-BL devices.
SpiSs2Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 2. Only available for PSoC 4200-BL devices.
SpiSs3Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 3. Only available for PSoC 4200-BL devices.



Parameter Name	Value	Description
SpiSubMode	Motorola	When the SCB mode is SPI, this parameter defines the sub mode of the SPI as: Motorola, TI(Start Coincides), TI(Start Precedes), or National Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI, this parameter defines the type of SPI transfers separation as: continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the TX buffer.
SpiTxTriggerLevel	0	When the SCB mode is SPI, this parameter defines the number of entries in TX FIFO to trigger the INTR_TX.TRIGGER interrupt event.
SpiWakeEnable	false	When the SCB mode is SPI, this parameter enables wakeup from Deep Sleep on slave select event.
UartByteModeEnable	false	When the SCB mode is UART, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only available for PSoC 4200-BL devices.
UartClockFromTerm	false	When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component.
UartCtsEnable	false	When the SCB mode is UART, this parameter enables the cts input. Only available for PSoC 4200-BL devices.
UartCtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only available for PSoC 4200-BL devices.
UartDataRate	115200	When the SCB mode is UART, this parameter defines the UART baud rate in kbps. The standard baud rates are provided.
UartDirection	TX + RX	When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously.



Parameter Name	Value	Description
UartDropOnFrameErr	false	When the SCB mode is UART,
Cartbroponi rameEn	laise	this parameter defines whether
		the data is dropped from RX
		FIFO on a frame error event.
Harthan Or Davit / Fra	folos	
UartDropOnParityErr	false	When the SCB mode is UART,
		this parameter determines
		whether the data is dropped
		from RX FIFO on a parity error
		event.
UartInterruptMode	None	When the SCB mode is UART,
		this parameter specifies the
		interrupt mode. None: Removes
		all interrupt support. Internal:
		Leaves the interrupt SCBIRQ
		inside the component - the
		interrupt terminal becomes
		invisible. External: Provides an
		interrupt terminal to connect an
		interrupt outside component.
UartIntrRxFrameErr	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.FRAME
		ERROR interrupt source.
		SCB.INTR RX.FRAME E-
		RROR: frame error in received
		data frame.
UartIntrRxFull	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.FULL interrupt
		source.
		SCB.INTR RX.FULL: RX FIFO
		is full.
UartIntrRxNotEmpty	false	When the SCB mode is UART,
	14.55	this parameter enables the
		SCB.INTR_RX.NOT_EMPTY
		interrupt source.
		SCB.INTR RX.NOT EMPTY:
		RX FIFO is not empty. There is
		at least one entry to get data
		from.
UartIntrRxOverflow	false	When the SCB mode is UART,
Oai tiriti RXOVEI IIOW	iaise	this parameter enables the
		l '
		SCB.INTR_RX.OVERFLOW
		interrupt source. SCB.INTR_RX.OVERFLOW: at-
Lieuthet-D. De dit Con	f - 1	tempt to write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.PARITY
		ERROR interrupt source.
		SCB.INTR_RX.PARITY
		ERROR: parity error in received
		data frame.



Parameter Name	Value	Description
UartIntrRxTrigger	false	When the SCB mode is UART,
Carama arringger		this parameter enables the
		SCB.INTR RX.TRIGGER inter-
		rupt source.
		SCB.INTR_RX.TRIGGER: RX
		FIFO has more entries than the
		value specified by UartRxTrigg-
		erLevel.
UartIntrRxUnderflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.UNDERFLOW
		interrupt source.
		SCB.INTR_RX.UNDERFLOW: -
		attempt to read from an empty
		RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.EMPTY interrupt source.
		SCB.INTR TX.EMPTY: TX
		FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART,
Cartinu i xivoti dii	laise	this parameter enables the
		SCB.INTR TX.NOT FULL int-
		errupt source.
		SCB.INTR_TX.NOT_FULL: TX
		FIFO is not full. There is at least
		one entry to put data.
UartIntrTxOverflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.OVERFLOW
		interrupt source.
		SCB.INTR_TX.OVERFLOW: at-
		tempt to write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.TRIGGER inter-
		rupt source. SCB.INTR_TX.TRIGGER: TX
		FIFO has fewer entries than the
		value specified by UartTxTrig-
		gerLevel.
UartIntrTxUartDone	false	When the SCB mode is UART,
Cartilli i Adai (Dolle	iaise	this parameter enables the
		SCB.INTR TX.UART DONE in-
		terrupt source.
		SCB.INTR_TX.UART_DONE:
		all data are sent in to TX FIFO
		and the transmit FIFO and the
		shifter register are emptied.



Parameter Name	Value	Description
UartIntrTxUartLostArb	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.UART_ARB_LO-
		ST interrupt source.
		SCB.INTR_TX.UART_ARB
		LOST: UART lost arbitration,
		the value driven on the TX line
		is not the same as the value
		observed on the RX line. This
		event is useful when the
		transmitter and the receiver -
		share a TX/RX line.
		Only applicable for UART
		SmartCard mode.
UartIntrTxUartNack	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.UART_NACK in-
		terrupt source. SCB.INTR TX.UART NACK:
		UART transmitter received a
		negative acknowledgement.
		Only applicable for UART
		SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART,
Cartina 1xondernow	laise	this parameter enables the
		SCB.INTR TX.UNDERFLOW
		interrupt source.
		SCB.INTR TX.UNDERFLOW: -
		attempt to read from an empty
		TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART,
		this parameter enables the low
		power receiver option.
		Only applicable for UART IrDA
		mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART,
		this parameter inverts the
		incoming RX line signal.
		Only applicable for UART IrDA
11 (M. P. 57) 5 11		mode.
UartMedianFilterEnable	false	When the SCB mode is UART,
		this parameter applies a digital
		3 tap median filter to the UART
LlartMnEnable	false	input line. When the SCB mode is UART,
UartMpEnable	laise	this parameter enables the
		UART multi-processor mode.
		Only applicable for UART
		Standard mode.
UartMpRxAcceptAddress	false	When the SCB mode is UART,
Caranji (A. tooopi taaress	laise	this parameter define whether to
		put the matched UART address
		into RX FIFO.
		Only applicable for UART multi-
		processor mode.
		· · · · · · · · · · · · · · · · · · ·



Parameter Name	Value	Description
UartMpRxAddress	2	When the SCB mode is UART, this parameter defines the UART address. Only applicable for UART multiprocessor mode.
UartMpRxAddressMask	255	When the SCB mode is UART, this parameter defines the address mask in multi-processor operation mode. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the UART address. Only applicable for UART multi-processor mode.
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output. Only available for PSoC 4200-BL devices.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Only available for PSoC 4200-BL devices.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Only available for PSoC 4200-BL devices.
UartRxBufferSize	8	When the SCB mode is UART, this parameter defines the size of the RX buffer.
UartRxTriggerLevel	7	When the SCB mode is UART, this parameter defines the number of entries in the RX FIFO to trigger the SCB.INTRRX.TRIGGER interrupt event.



Parameter Name	Value	Description
UartSmCardRetryOnNack	false	When the SCB mode is UART, this parameter defines whether
		to send a message again when
		a NACK response is received. Only applicable for UART
		SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART,
		this parameter defines the sub
		mode of UART as: Standard, SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART,
		this parameter defines the size
		of the TX buffer.
UartTxTriggerLevel	0	When the SCB mode is UART,
		this parameter defines the number of entries in the TX
		FIFO to trigger the SCB.INTR
		TX.TRIGGER interrupt event.
UartWakeEnable	false	When the SCB mode is UART,
		this parameter enables the
		wakeup from Deep Sleep on
		start bit event. The actual wakeup source is RX GPIO.
		The skip start UART feature
		allows it to continue receiving
		bytes.

8.2.2 Instance sensorI2C

Description: Serial Communication Block (SCB)

Instance type: SCB_P4 [v2.0]
Datasheet: online component datasheet for SCB_P4

Table 15. Component Parameters for sensorI2C

Parameter Name	Value	Description
Ezl2cBusVoltage	3.3	When the SCB mode is EZI2C, this parameter specifies the voltage applied to the pull-up resistors on the I2C bus.
Ezl2cByteModeEnable	false	When the SCB mode is EZI2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only available for PSoC 4200-BL devices.
Ezl2cClockFromTerm	false	When the SCB mode is EZI2C, this parameter provides a clock terminal to connect a clock outside the component.



Parameter Name	Value	Description
Ezl2cClockStretching	true	When the SCB mode is EZI2C,
		this parameter specifies
		whether the SCL is stretched
		while in EZI2C operation.
Ezl2cDataRate	100	When the SCB mode is EZI2C,
		this parameter defines EZI2C
		Data rate in kbps. The standard
		data rates are: 100, 400 and
		1000 kbps.
Ezl2cNumberOfAddresses	1	When the SCB mode is EZI2C,
		this parameter defines the
		number of I2C slave addresses
		that device respond to.
Ezl2cPrimarySlaveAddress	8	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		primary 7-bits slave address
		(MSB ignored).
Ezl2cSecondarySlaveAddress	9	When the SCB mode is EZI2C,
		this parameter specifies EZI2C
		secondary 7-bits slave address
		(MSB ignored).
		Only applicable when EZI2C
		clock stretching option is set.
Ezl2cSlewRate	Fast	When the SCB mode is EZI2C,
		this parameter specifies the
		slew rate settings of I2C pins
		depends on placement for
		PSoC 4200-BL devices.
Ezl2cSubAddressSize	8	When the SCB mode is EZI2C,
		this parameter specifies the
		maximum size of the slave
		buffer that is exposed to the
		master: 8bits – maximum buffer
		size is 256 bytes, 16 bits –
		maximum buffer size is 65535
F=12aMakaFnahla	foloo	bytes.
Ezl2cWakeEnable	taise	When the SCB mode is EZI2C,
		this parameter enables wakeup from Deep Sleep on I2C
		address match event.
12a A agant A ddraga	false	When the SCB mode is I2C, this
I2cAcceptAddress	iaise	parameter specifies whether to
		accept a match I2C slave
		address in the RX FIFO or not.
		This option could be used for
		software address matching.
I2cBusVoltage	3.3	When the SCB mode is I2C, this
120Dd3 v Oltage	0.0	parameter specifies the voltage
		applied to the pull-up resistors
		on the I2C bus.
		on the 120 bus.



Parameter Name	Value	Description
I2cByteModeEnable I2cClockFromTerm	false	When the SCB mode is I2C, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only available for PSoC 4200-BL devices. When the SCB mode is I2C, this
IZCOlockFloiiiTeiiii	laise	parameter allows the provision of a clock terminal to connect a clock from outside the component.
I2cDataRate	400	When the SCB mode is I2C, this parameter specifies the data rate in kbps. The standard data rates are: 100, 400 and 1000 kbps.
I2cExternIntrHandler	false	When the SCB mode is I2C, this parameter specifies whether the I2C interrupt handler is configured in SCB_I2CInit(). This parameter is intended to be used by the PM/SM bus component. The modification parameter default value causes I2C mode failures.
I2cManualOversampleControl	false	When the SCB mode is I2C, this parameter specifies the method of calculating the oversampling as manual or automatic.
I2cMode	Master	When the SCB mode is I2C, this parameter defines the I2C operation mode as: Slave, Master, Multi-Master or Multi-Master-Slave.
I2cOvsFactor	13	When the SCB mode is I2C, this parameter defines the oversampling factor of SCBCLK.
I2cOvsFactorHigh	6	When the SCB mode is I2C, this parameter defines the high oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cOvsFactorLow	7	When the SCB mode is I2C, this parameter defines the low oversampling factor of SCBCLK. Only applicable for I2C Master modes.
I2cSlaveAddress	120	When the SCB mode is I2C, this parameter specifies the I2C 7-bits slave address (MSB ignored).



Parameter Name	Value	Description
I2cSlaveAddressMask	254	When the SCB mode is I2C, this
		parameter specifies the I2C
		Slave address mask.
		Bit value 0 – excludes bit from
		address comparison. Bit value 1 – the bit needs to
		match with the corresponding
		bit of the I2C slave address.
I2cSlewRate	Fast	When the SCB mode is I2C, this
		parameter specifies the slew
I2cWakeEnable	false	rate settings of the I2C pins. When the SCB mode is I2C, this
IZCVVAKEENADIE	laise	parameter enables wakeup from
		Deep Sleep on an I2C address
		match event.
ScbMisoSdaTxEnable	true	This parameter defines the
		availability of the spi_miso_i2c
		sda_uart_tx pin.
ScbMode	I2C	This parameter defines the
		mode of operation for the SCB
ScbMosiSclRxEnable	true	component. This parameter defines the
Schilosischante	liue	availability of the spi_mosi_i2c
		scl_uart_rx pin.
ScbRxWakeIrqEnable	false	This parameter defines the
·		availability of the spi_mosi_i2c
		scl_uart_rx_wake pin.
ScbSclkEnable	false	This parameter defines the
ScbSs0Enable	false	availability of the sclk pin. This parameter defines the
SCDSSUETIABLE	laise	availability of the ss0 pin.
ScbSs1Enable	false	This parameter defines the
		availability of the ss1 pin.
ScbSs2Enable	false	This parameter defines the
		availability of the ss2 pin.
ScbSs3Enable	false	This parameter defines the
O. D. D. L.	1000	availability of the ss3 pin.
SpiBitRate	1000	When the SCB mode is SPI, this parameter specifies the SPI
		Bit rate in kbps. The standard
		bit rates are: 500, 1000-8000
		kbps.
SpiBitsOrder	MSB First	When the SCB mode is SPI,
		this parameter defines the bit
0 10 1 10 1 10 11		order as: MSB first or LSB first.
SpiByteModeEnable	false	When the SCB mode is SPI,
		this parameter specifies the number of bits per FIFO data
		element.
		The byte mode – false: a 16 bits
		FIFO data element. The FIFO
		depth is 8 entries.
		The byte mode – true: an 8 bits
		FIFO data element. The FIFO depth is 16 entries.
		Only available for PSoC 4200-
		BL devices.
		== ====================================



Parameter Name	Value	Description
SpiClockFromTerm	false	When the SCB mode is SPI,
SpiciockFloiliTellii	laise	this parameter provides a clock
		terminal to connect a clock
		outside the component in SPI
		mode.
SpiFreeRunningSclk	false	When the SCB mode is SPI,
opii roorkariiiiigooiik	10.00	this parameter specifies the
		SCLK generation by the master
		as: gated or free running
		(continuous).
		Only available for pSoC 4200-
		BL devices.
SpilnterruptMode	None	When the SCB mode is SPI,
		this parameter specifies the
		interrupt mode. None: Removes
		all interrupt support. Internal:
		Leaves the interrupt SCBIRQ
		inside the component - the
		interrupt terminal becomes
		invisible. External: Provides an
		interrupt terminal to connect an
Collected Appara Collected	falsa	interrupt outside the component.
SpiIntrMasterSpiDone	false	When the SCB mode is SPI,
		this parameter enables the SCB.INTR M. SPI DONE inte-
		rrupt source.
		SCB.INTR M. SPI DONE: all
		data are sent into TX FIFO and
		the TX FIFO and the shifter
		register are emptied.
		Only applicable for SPI Master
		mode.
SpiIntrRxFuII	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.FULL interrupt
		source.
		SCB.INTR_RX.FULL: RX FIFO
		is full.
SpiIntrRxNotEmpty	false	When the SCB mode is SPI,
		this parameter enables the
		SCB.INTR_RX.NOT_EMPTY
		interrupt source.
		SCB.INTR_RX.NOT_EMPTY:
		RX FIFO is not empty. There is at least one entry to get data
		from.
SpiIntrRxOverflow	false	When the SCB mode is SPI,
OpiniarixOvernow	laise	this parameter enables the
		SCB.INTR RX.OVERFLOW
		interrupt source.
		SCB.INTR RX.OVERFLOW:
		attempt to write to a full RX
		FIFO.
		1



Parameter Name	Value	Description
SpilntrRxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.TRIGGER interrupt source. SCB.INTR_RX.TRIGGER: RX FIFO has more entries than the value specified by SpiRxTriggerLevel.
SpiIntrRxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_RX.UNDERFLOW interrupt source. SCB.INTR_RX.UNDERFLOW: attempt to read from an empty RX FIFO.
SpiIntrSlaveBusError	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_SLAVE.BUSERROR interrupt source. SCB.INTR_SLAVE.BUSERROR: slave select line is deselected at an unexpected time in the SPI transfer. Only applicable for SPI Slave mode.
SpiIntrTxEmpty	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.EMPTY interrupt source. SCB.INTR_TX.EMPTY: TX FIFO is empty.
SpilntrTxNotFull	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.NOT_FULL interrupt source. SCB.INTR_TX.NOT_FULL: TX FIFO is not full. There is at least one entry to put data.
SpiIntrTxOverflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.OVERFLOW interrupt source. SCB.INTR_TX.OVERFLOW: attempt to write to a full TX FIFO.
SpilntrTxTrigger	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.TRIGGER interrupt source. SCB.INTR_TX.TRIGGER: TX FIFO has fewer entries than the value specified by SpiTxTrigge-rLevel.



Parameter Name	Value	Description
SpiIntrTxUnderflow	false	When the SCB mode is SPI, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW attempt to read from an empty TX FIFO.
SpiLateMisoSampleEnable	false	When the SCB mode is SPI, this parameter enables late sampling of the MISO line by the master.
SpiManualOversampleControl	true	OBSOLETE: this parameter is left for compatibility and it is not used any more.
SpiMedianFilterEnable	false	When the SCB mode is SPI, this parameter applies a digital 3 tap median filter to the SPI input line.
SpiMode	Slave	When the SCB mode is SPI, this parameter selects SPI mode of operation as: Slave or Master.
SpiNumberOfRxDataBits	8	When the SCB mode is SPI, this parameter specifies the number of data bits inside the SPI byte/word for RX direction.
SpiNumberOfSelectLines	1	When the SCB mode is SPI, this parameter defines the number of slave select lines. The SPI Slave has only one slave select line. The SPI Master has up to 4 lines.
SpiNumberOfTxDataBits	8	When the SCB mode is SPI, this parameter define the number of data bits inside the SPI byte/word for TX direction.
SpiOvsFactor	16	When the SCB mode is SPI, this parameter defines the oversampling factor of SCBCLK.
SpiRxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the RX buffer.
SpiRxTriggerLevel	7	When the SCB mode is SPI, this parameter defines the number of entries in the RX FIFO to trigger the SCB.INTRRX.TRIGGER interrupt event.
SpiSclkMode	CPHA = 0, CPOL = 0	When the SCB mode is SPI, this parameter defines the serial clock phase (CPHA) and polarity (CPOL).
SpiSs0Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 0. Only available for PSoC 4200-BL devices.



Parameter Name	Value	Description
SpiSs1Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 1. Only available for PSoC 4200- BL devices.
SpiSs2Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 2. Only available for PSoC 4200- BL devices.
SpiSs3Polarity	Active Low	When the SCB mode is SPI, this parameter specifies active polarity of slave select 3. Only available for PSoC 4200-BL devices.
SpiSubMode	Motorola	When the SCB mode is SPI, this parameter defines the sub mode of the SPI as: Motorola, TI(Start Coincides), TI(Start Precedes), or National Semiconductor.
SpiTransferSeparation	Continuous	When the SCB mode is SPI, this parameter defines the type of SPI transfers separation as: continuous or separated.
SpiTxBufferSize	8	When the SCB mode is SPI, this parameter defines the size of the TX buffer.
SpiTxTriggerLevel	0	When the SCB mode is SPI, this parameter defines the number of entries in TX FIFO to trigger the INTR_TX.TRIGGER interrupt event.
SpiWakeEnable	false	When the SCB mode is SPI, this parameter enables wakeup from Deep Sleep on slave select event.
UartByteModeEnable	false	When the SCB mode is UART, this parameter specifies the number of bits per FIFO data element. The byte mode – false: a 16 bits FIFO data element. The FIFO depth is 8 entries. The byte mode – true: an 8 bits FIFO data element. The FIFO depth is 16 entries. Only available for PSoC 4200-BL devices.
UartClockFromTerm	false	When the SCB mode is UART, this parameter provides a clock terminal to connect a clock outside the component.
UartCtsEnable	false	When the SCB mode is UART, this parameter enables the cts input. Only available for PSoC 4200-BL devices.



Parameter Name	Value	Description
UartCtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of an input cts signal. Only available for PSoC 4200-BL devices.
UartDataRate	115200	When the SCB mode is UART, this parameter defines the UART baud rate in kbps. The standard baud rates are provided.
UartDirection	TX + RX	When the SCB mode is UART, this parameter enables RX or TX direction or both simultaneously.
UartDropOnFrameErr	false	When the SCB mode is UART, this parameter defines whether the data is dropped from RX FIFO on a frame error event.
UartDropOnParityErr	false	When the SCB mode is UART, this parameter determines whether the data is dropped from RX FIFO on a parity error event.
UartInterruptMode	None	When the SCB mode is UART, this parameter specifies the interrupt mode. None: Removes all interrupt support. Internal: Leaves the interrupt SCBIRQ inside the component - the interrupt terminal becomes invisible. External: Provides an interrupt terminal to connect an interrupt outside component.
UartIntrRxFrameErr	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FRAMEERROR interrupt source. SCB.INTR_RX.FRAME_ERROR: frame error in received data frame.
UartIntrRxFull	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.FULL interrupt source. SCB.INTR_RX.FULL: RX FIFO is full.
UartIntrRxNotEmpty	false	When the SCB mode is UART, this parameter enables the SCB.INTR_RX.NOT_EMPTY interrupt source. SCB.INTR_RX.NOT_EMPTY: RX FIFO is not empty. There is at least one entry to get data from.



Parameter Name	Value	Description
UartIntrRxOverflow	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.OVERFLOW
		interrupt source.
		SCB.INTR_RX.OVERFLOW: at-
		tempt to write to a full RX FIFO.
UartIntrRxParityErr	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.PARITY
		ERROR interrupt source.
		SCB.INTR_RX.PARITY
		ERROR: parity error in received
		data frame.
UartIntrRxTrigger	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_RX.TRIGGER inter-
		rupt source. SCB.INTR RX.TRIGGER: RX
		FIFO has more entries than the
		value specified by UartRxTrigg-
		erLevel.
UartIntrRxUnderflow	false	When the SCB mode is UART,
CartificityOfficerflow	laise	this parameter enables the
		SCB.INTR RX.UNDERFLOW
		interrupt source.
		SCB.INTR_RX.UNDERFLOW: -
		attempt to read from an empty
		RX FIFO.
UartIntrTxEmpty	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.EMPTY interrupt
		source.
		SCB.INTR_TX.EMPTY: TX
		FIFO is empty.
UartIntrTxNotFull	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.NOT_FULL int-
		errupt source. SCB.INTR TX.NOT FULL: TX
		FIFO is not full. There is at least
		one entry to put data.
UartIntrTxOverflow	false	When the SCB mode is UART,
Oditiili i xOveriiow	laise	this parameter enables the
		SCB.INTR TX.OVERFLOW
		interrupt source.
		SCB.INTR TX.OVERFLOW: at-
		tempt to write to a full TX FIFO.
UartIntrTxTrigger	false	When the SCB mode is UART,
		this parameter enables the
		SCB.INTR_TX.TRIGGER inter-
		rupt source.
		SCB.INTR_TX.TRIGGER: TX
		FIFO has fewer entries than the
		value specified by UartTxTrig-
		gerLevel.



Parameter Name	Value	Description
UartIntrTxUartDone	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_DONE interrupt source. SCB.INTR_TX.UART_DONE: all data are sent in to TX FIFO and the transmit FIFO and the shifter register are emptied.
UartIntrTxUartLostArb	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_ARB_LOST interrupt source. SCB.INTR_TX.UART_ARBLOST: UART lost arbitration, the value driven on the TX line is not the same as the value observed on the RX line. This event is useful when the transmitter and the receivershare a TX/RX line. Only applicable for UART SmartCard mode.
UartIntrTxUartNack	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UART_NACK interrupt source. SCB.INTR_TX.UART_NACK: UART transmitter received a negative acknowledgement. Only applicable for UART SmartCard mode.
UartIntrTxUnderflow	false	When the SCB mode is UART, this parameter enables the SCB.INTR_TX.UNDERFLOW interrupt source. SCB.INTR_TX.UNDERFLOW: - attempt to read from an empty TX FIFO.
UartIrdaLowPower	false	When the SCB mode is UART, this parameter enables the low power receiver option. Only applicable for UART IrDA mode.
UartIrdaPolarity	Non-Inverting	When the SCB mode is UART, this parameter inverts the incoming RX line signal. Only applicable for UART IrDA mode.
UartMedianFilterEnable	false	When the SCB mode is UART, this parameter applies a digital 3 tap median filter to the UART input line.
UartMpEnable	false	When the SCB mode is UART, this parameter enables the UART multi-processor mode. Only applicable for UART Standard mode.



Parameter Name	Value	Description
UartMpRxAcceptAddress	false	When the SCB mode is UART, this parameter define whether to put the matched UART address into RX FIFO. Only applicable for UART multiprocessor mode.
UartMpRxAddress	2	When the SCB mode is UART, this parameter defines the UART address. Only applicable for UART multi- processor mode.
UartMpRxAddressMask	255	When the SCB mode is UART, this parameter defines the address mask in multi-processor operation mode. Bit value 0 – excludes bit from address comparison. Bit value 1 – the bit needs to match with the corresponding bit of the UART address. Only applicable for UART multi-processor mode.
UartNumberOfDataBits	8 bits	When the SCB mode is UART, this parameter defines the number of data bits inside the UART byte/word.
UartNumberOfStopBits	1 bit	When the SCB mode is UART, this parameter defines the number of Stop bits.
UartOvsFactor	12	When the SCB mode is UART, this parameter defines the oversampling factor of SCBCLK.
UartParityType	None	When the SCB mode is UART, this parameter applies UART parity check as Odd or Even or discards the parity entirely.
UartRtsEnable	false	When the SCB mode is UART, this parameter enables the rts output. Only available for PSoC 4200-BL devices.
UartRtsPolarity	Active Low	When the SCB mode is UART, this parameter specifies active polarity of the output rts signal. Only available for PSoC 4200-BL devices.
UartRtsTriggerLevel	4	When the SCB mode is UART, this parameter specifies the number of entries in the RX FIFO to activate the rts output signal. When the receiver FIFO has fewer entries than the UartRtsTriggerLevel, an rts output signal is activated. Only available for PSoC 4200-BL devices.



Parameter Name	Value	Description
UartRxBufferSize	8	When the SCB mode is UART,
Garti (XBanoroize		this parameter defines the size
		of the RX buffer.
UartRxTriggerLevel	7	When the SCB mode is UART,
	·	this parameter defines the
		number of entries in the RX
		FIFO to trigger the SCB.INTR
		RX.TRIGGER interrupt event.
UartSmCardRetryOnNack	false	When the SCB mode is UART,
		this parameter defines whether
		to send a message again when
		a NACK response is received.
		Only applicable for UART
		SmartCard mode.
UartSubMode	Standard	When the SCB mode is UART,
		this parameter defines the sub
		mode of UART as: Standard,
		SmartCard or IrDA.
UartTxBufferSize	8	When the SCB mode is UART,
		this parameter defines the size
		of the TX buffer.
UartTxTriggerLevel	0	When the SCB mode is UART,
		this parameter defines the
		number of entries in the TX
		FIFO to trigger the SCB.INTR TX.TRIGGER interrupt event.
UartWakeEnable	false	When the SCB mode is UART,
OartwakeEnable	laise	this parameter enables the
		wakeup from Deep Sleep on
		start bit event. The actual
		wakeup source is RX GPIO.
		The skip start UART feature
		allows it to continue receiving
		bytes.

8.3 Component type: Timer [v2.70]

8.3.1 Instance loopTimer

Description: 8, 16, 24 or 32-bit Timer

Instance type: Timer [v2.70]

Datasheet: online component datasheet for Timer

Table 16. Component Parameters for loopTimer

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either edge but not until a valid falling edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either edge but not until a valid rising edge is detected first.
CaptureCount	2	The CaptureCount parameter works as a divider on the hardware input "capture". A CaptureCount value of 2 would result in an actual capture taking place every other time the input "capture" is changed.



Parameter Name	Value	Description
CaptureCounterEnabled	false	Enables the capture counter to count capture events (up to 127) before a capture is triggered.
CaptureMode	None	This parameter defines the capture input signal requirements to trigger a valid capture event
EnableMode	Software Only	This parameter specifies the methods in enabling the component. Hardware mode makes the enable input pin visible. Software mode may reduce the resource usage if not enabled.
FixedFunction	false	Configures the component to use fixed function HW block instead of the UDB implementation.
InterruptOnCapture	false	Parameter to check whether interrupt on a capture event is enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether interrupt on a FIFO Full event is enabled disabled.
InterruptOnTC	false	Parameter to check whether interrupt on a TC is enabled or disabled.
NumberOfCaptures	1	Number of captures allowed until the counter is cleared or disabled.
Period	199	Defines the timer period (This is also the reload value when terminal count is reached)
Resolution	8	Defines the resolution of the hardware. This parameter affects how many bits are used in the Period counter and defines the maximum resolution of the internal component signals.
RunMode	Continuous	Defines the hardware to run continuously, run until a terminal count is reached or run until an interrupt event is triggered.
TriggerMode	None	Defines the required trigger input signal to cause a valid trigger enable of the timer

8.4 Component type: UART [v2.50]

8.4.1 Instance debugOut

Description: Universal Asynchronous Receiver Transmitter

Instance type: UART [v2.50]
Datasheet: online component datasheet for UART



Parameter Name	Value	Description
Address1	0	This parameter specifies the RX Hardware Address #1.
Address2	0	This parameter specifies the RX Hardware Address #2.
BaudRate	115200	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal length for the RX (detection) channel.
BreakBitsTX	13	Specifies the break signal length for the TX channel.
BreakDetect	false	Enables the break detect hardware.
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	false	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	false	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.
InterruptOnTXComplete	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event.
InterruptOnTXFifoEmpty	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event.
InterruptOnTXFifoFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event.
InterruptOnTXFifoNotFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event.
IntOnAddressDetect	false	Enables the interrupt on hardware address detected event by default
IntOnAddressMatch	false	Enables the interrupt on hardware address match detected event by default
IntOnBreak	false	Enables the interrupt on break signal detected event by default
IntOnByteRcvd	false	Enables the interrupt on RX byte received event by default
IntOnOverrunError	false	Enables the interrupt on overrun error event by default
IntOnParityError	false	Enables the interrupt on parity error event by default
IntOnStopError	false	Enables the interrupt on stop error event by default
NumDataBits	8	Defines the number of data bits. Values can be 5, 6, 7 or 8 bits.



Parameter Name	Value	Description
NumStopBits	1	Defines the number of stop bits. Values can be 1 or 2 bits.
OverSamplingRate	8	This parameter defines the over sampling rate.
ParityType	None	Sets the parity type as Odd, Even or Mark/Space
ParityTypeSw	false	This parameter allows the parity type to be changed through - software by using the WriteControlRegister API
RXAddressMode	None	Configures the RX hardware address detection mode
RXBufferSize	4	The size of the RAM space allocated for the RX input buffer.
RXEnable	false	Enables the RX in the UART
TXBitClkGenDP	true	When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7.
TXBufferSize	4	The size of the RAM space allocated for the TX output buffer.
TXEnable	true	Enables the TX in the UART
Use23Polling	true	Allows the use of 2 out of 3 polling resources on the RX UART sampler.



9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the System Reference Guide
 - Software base types
 - Hardware register types
 - Compiler defines
 - Cypress API return codes
 - Interrupt types and macros
- Registers
 - o The full PSoC 4 register map is covered in the PSoC 4 Registers Technical Reference
 - o Register Access chapter in the System Reference Guide
 - § CY_GET API routines § CY_SET API routines
- System Functions chapter in the **System Reference Guide**
 - General API routines
 - o CyDelay API routines
 - o CyVd Voltage Detect API routines
- Power Management
 - o Power Supply and Monitoring chapter in the PSoC 4 Technical Reference Manual
 - o Low Power Modes chapter in the PSoC 4 Technical Reference Manual
 - o Power Management chapter in the System Reference Guide
 - § CyPm API routines
- Watchdog Timer chapter in the System Reference Guide
 - CyWdt API routines