



P-channel -30 V, 12 mΩ typ., -9 A, STripFET H6 Power MOSFET in an SO-8 package





Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STS9P3LLH6	-30 V	15 mΩ	-9 A

- Very low on-resistance
- Very low gate charge
- · High avalanche ruggedness
- · Low gate drive power loss

Applications

Switching applications

Description

This device is a P-channel Power MOSFET developed using the STripFET H6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{DS(on)}$ in all packages.



Product status link STS9P3LLH6

Product summary			
Order code STS9P3LLH			
Marking	9K3L		
Package	SO-8		
Packing	Tape and reel		



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	-30	V
V _{GS}	V _{GS} Gate-source voltage		V
1 (1)	Drain current (continuous) at T _{amb} = 25°C	-9	
I _D ⁽¹⁾	Drain current (continuous) at T _{amb} = 100°C	-5.6	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	-36	А
P _{TOT} ⁽¹⁾	Total power dissipation at T _{amb} = 25°C	2.7	W
T _{stg}	Storage temperature range	EE to 150	°C
T _J	Operating junction temperature range	-55 to 150	°C

^{1.} This value is rated according to R_{thJA} .

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJA} ⁽¹⁾	Thermal resistance, junction-to-ambient	47	°C/W

1. When mounted on 1 inch² FR-4 board, 2 oz. Cu., $t \le 10$ s.

DS10146 - Rev 3 page 2/13

^{2.} Pulse width limited by safe operating area.



2 Electrical characteristics

 T_C = 25 °C unless otherwise specified.

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0$, $I_{D} = -1$ mA	-30			V
l	Zero gate voltage drain current	V _{GS} = 0, V _{DS} = -30 V			-1	μA
I _{DSS}		V_{GS} = 0, V_{DS} = -30 V, T_{C} = 125 °C ⁽¹⁾			-10	μA
I _{GSS}	Gate-body leakage current	V _{DS} = 0, V _{GS} = ±20 V			-100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_{D} = -250 \mu A$	-1		-2	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = -10 V, I _D = -4.5 A		12	15	mΩ
1 (OS(on)	Static drain-source on-resistance	V _{GS} = -4.5 V, I _D = -4.5 A		18.0	22.5	mΩ

^{1.} Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	V_{DS} = -25 V, f = 1 MHz, V_{GS} = 0 V V_{DD} = -15 V I_{D} = -9 A, V_{GS} = -4.5 V (see Figure 13. Gate charge test circuit)	-	2615	-	pF
C _{oss}	Output capacitance		-	340	-	pF
C _{rss}	Reverse transfer capacitance		-	235	-	pF
Qg	Total gate charge		-	24	-	nC
Q _{gs}	Gate-source charge		-	9	-	nC
Q _{gd}		(See Figure 10. Oate charge test circuit)	-	8	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = -15 \text{ V}, I_D = -4.5 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = -10 \text{ V}$	-	13.2	-	ns
t _r	Rise time		-	93	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 12. Switching times test	-	50	-	ns
t _f	Fall time	circuit for resistive load)	-	18	-	ns

Table 6. Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} (1)	Forward on voltage	I _{SD} = -4.5 A, V _{GS} = 0	-		-1.1	V
t _{rr}	Reverse recovery time	V _{DD} = -24 V, T _J = 150 °C,		20		ns
Q _{rr}	Reverse recovery charge	$I_{SD} = -4.5 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	-	16		nC
I _{RRM}	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	-1.6		Α


^{1.} Pulsed: Pulse duration = 300 μ s, duty cycle 1.5%.


DS10146 - Rev 3 page 3/13





2.1 Electrical characteristics (curves)














DS10146 - Rev 3 page 4/13






Figure 8. Normalized gate threshold voltage vs temperature $V_{GS(th)}$ $I_{D} = 250 \,\mu\text{A}$ $I_{D} = 250$

R_{DS(on)} (norm.)

1.50

V _{GS} = 10 V


1.25


1.00

0.75

0.50

-50 -25 0 25 50 75 100 125 150 I_D (A)







Note: For the P-channel Power MOSFET, current and voltage polarities are reversed.


DS10146 - Rev 3 page 5/13



3 Test circuits







DS10146 - Rev 3 page 6/13




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 SO-8 package information

Figure 15. SO-8 package outline



0016023_So-807_fig2_Rev10


DS10146 - Rev 3 page 7/13



Table 7. SO-8 mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
A			1.75
A1	0.10		0.25
A2	1.25		
b	0.31		0.51
b1	0.28		0.48
С	0.10		0.25
c1	0.10		0.23
D	4.80	4.90	5.00
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
е		1.27	
h	0.25		0.50
L	0.40		1.27
L1		1.04	
L2		0.25	
k	0°		8°
ccc			0.10

Figure 16. SO-8 recommended footprint (dimensions are in mm)



0016023_So-807_footprint_Rev10

DS10146 - Rev 3 page 8/13



4.2 SO-8 packing information

Figure 17. SO-8 tape and reel dimensions




Figure 18. Tape orientation

TYPICAL

User Direction of Feed

DS10146 - Rev 3 page 9/13



Table 8. SO-8 tape and reel mechanical data

Dim.		mm				
Dilli.	Min.	Тур.	Max.			
Α			330			
С	12.8		13.2			
D	20.2					
N	60					
Т			22.4			
Ao	6.5	-	6.7			
Во	5.4		5.6			
Ko	2.0		2.2			
Po	3.9		4.1			
Р	7.9		8.1			

DS10146 - Rev 3 page 10/13



Revision history

Table 9. Document revision history

Date	Revision	Changes
22-Jan-2014	1	Initial release.
15-Mar-2016	2	Modified: title and R _{DS(on)} max value in cover page. Modified: <i>Table 4: "On/off states"</i> , <i>Table 5: "Dynamic"</i> , <i>Table 6: "Switching times"</i> and <i>Table 7: "Source drain diode"</i> . Minor text changes.
17-Feb-2021	3	Updated Internal schematic. Updated Section 4.2 SO-8 packing information. Minor text changes.

DS10146 - Rev 3 page 11/13



Contents

1	Elec	trical ratingstin	2
2	Elec	trical characteristics	3
	2.1	Electrical characteristics (curves)	4
3		circuits	
4	Pacl	kage information	7
	4.1	SO-8 package information	7
	4.2	SO-8 packing information	9
Rev	ision	history	11



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS10146 - Rev 3 page 13/13