
CRUVI

Draft Version 2.0.1-alpha
April 16, 2024





Introduction

The purpose of this standard is to create an open ecosystem of function modules. Main focus is on support for FPGA's and FPGA SoC devices.

Objectives

The initial design was driven by following constraints:

- Mechanically fixed (mounting holes)
- Cost optimized variants
- Size:
 - o two modules must fit "inside" VITA 57.1 FMC Card
 - size scaling
 - o B2B connector mating height: 5mm max
- Front panel accessible I/O Connectors, optimized for connector density
- Variable I/O Voltage
- High speed transceiver support (option 1 to 4 lanes)
- I²C/SMBUS Support (with ALERT/IRQ)
 - Plug & Play EEPROM (optional, recommended)
- Predefined I/O mappings, for relevant interfaces
 - QSPI/OctalSPI/xSPI/eSPI
 - o SDIO/eMMC
 - o NAND
 - HyperBus/OctaBus (HyperRAM/Flash)
 - o LVDS ADC (1 to 4 data lane)
 - o FTDI FIFO (8 bit)
 - o ULPI
- Recommended Differential pair mapping for FPGA with unidirectional LVDS
- "Ecosystem friendly" adaptable to existing ecosystem with adapters
- Standard heatsink available

Contributors

Name	Company
Helmut Plötz	Arrow
Paul Gardner-Stephen	Flinders University
Benjamin Gittins	Synaptic Laboratories Ltd
Antti Lukats	MicroFPGA UG
Matthew Burns	Samtec
Edmund Humenberger	Symbiotic EDA
Thorsten Trenz	Trenz Electronic GmbH

Electrical

CRUVI 1.0 does specify two board-to-board connectors: HS (High Speed) and LS (Low Speed).


There may be more connector types defined in future specification releases.

Detailed CRUVI Pinouts are currently maintained in **Google doc spreadsheet**.

LS Connector

LS (Low Speed) connector, this is low profile (5mm mating height) 12-pin header with 2mm spacing.

Pin	Primary Function	Notes
1	SDA	If I2C supported then pullup on the module
2	SCL	If I2C supported then pullup on the module
3	D3	
4	SEL	Chip select
5	D2	
6	GND	
7	D1/MISO	
8	CLK	Primary clock/strobe
9	D0/MOSI	
10	VCC	3.3V nominal (some host may support variable voltage)
11	RFU	Reserved for future use, do not connect to anything
12	VBUS	5V nominal (optional power supply)




Example schematic for LS connector (SPI + I2C). Other mappings are possible as defined in online google pin mapping document.

12C Bus/SMBus

Modules that implement I2C function should use fixed pins for the bus.

Identification EEPROM

It is recommended to have I2C EEPROM for module identification. Some modules may however use the I2C pins for other purposes (GPIO, etc.).



Recommended EEPROM type 24AA025E48, this EEPROM includes unique identifier from factory. Both address bits should be pulled high. I2C pullups must be on the module. I2C Address is 1010_011x.

This EEPROM provides 128 Bytes for user data (6 upper bytes include the EUI-48 identifier).

I/O Voltage

There is no separate I/O voltage pin, so the I/O voltage should be same as the main supply VCC (nominal at 3.3V). If VCC is lower than 3.3V then the I/O voltage should scale with it.

Power Supply Requirements

Most modules require only power from VCC pin. Some LS modules may also work at 2.5 or 1.8V if supplied with lower VCC. Some baseboards may support variable VCC for LS slots. VBUS (nominal voltage 5V) is optional; many modules do not use or require it.

PMoD compatibility

CRUVI LS modules have same amount of I/O as PMoD. With simple passive adapter CR00025 CRUVI LS modules can be used with any PMoD host boards. A fixed IO mapping between CRUVI and PMoD exists; all adapters should use this mapping. Note: not all CRUVI modules will map to same PMoD electrical signals when using an adapter.

Feature	CRUVI	PMoD
Main supply voltage VCC	3.3V	3.3V
VBUS 5V supply	Optional	No
Number of I/O pins	8	8
Connector	12 pin 2 mm header	12 pin 100 mil header
Mechanical fixture	One or two mounting holes	No mounting holes
Module max width	22 mm	800 mil
Module to module spacing	900 mil	900 mil
I2C identification EEPROM	Option	no

HS Connector

HS connector provides 28 I/O in Adjustable power domain (maximum 12 LVDS) and 9 I/O in fixed 3.3V power domain.


Pin	Label/Function	VCCIO	Note		
1	RFU1		Reserved for future use		
3	ALERT/IRQ	VCC	If interrupt supported then pullup on the module		
5	SDA	VCC	If I2C supported then pullup on the module		
7	SCL	VCC	If I2C supported then pullup on the module		
9	VCC		+3.3V		
11	REFCLK	VCC			
13	GND				
15	B0_P	VADJ			
17	B0_N	VADJ			
19	GND				
21	B1_P	VADJ			
23	B1_N	VADJ			
25	GND				
27	B2_P	VADJ			
29	B2_N	VADJ			
31	GND				
33	B3_P	VADJ			
35	B3_N	VADJ			
37	GND				
39	B4_P	VADJ			
41	B4_N	VADJ			
43	GND				
45	B5_P	VADJ			
47	B5_N	VADJ			
49	GND				
51	DI/TDI	VCC	DI or TDI or user IO		
53	DO/TDO	VCC	DO or TDO or user IO		
55	SEL/TMS	VCC	Select or TMS or user IO		
57	MODE	VCC	JTAG enable/mux or mode pin, optionally user IO		
59	SCK/TCK	VCC	Clock or TCK or user IO		
2	HSIO	VADJ			
4	VCC		+3.3V		
6	HSO	VADJ			
8	HSRST	VADJ	Peripheral reset if supported or user function		
10	HSI	VADJ			
12	GND				
14	A0_P	VADJ			
16	A0_N	VADJ			
18	GND				
20	A1_P	VADJ			
22	A1_P	VADJ			
24	GND				

26	A2_P	VADJ	
28	A2_N	VADJ	
30	GND		
32	A3_P	VADJ	
34	A3_N	VADJ	
36	VADJ		VCCIO Adjustable (1.2V 3.3V)
38	A4_P	VADJ	
40	A4_N	VADJ	
42	GND		
44	A5_P	VADJ	
46	A5_N	VADJ	
48	GND		
50	RFU2_P		Reserved for future use
52	RFU2_N		Reserved for future use
54	GND		
56	RFU_P		Reserved for future use
58	RFU_N		Reserved for future use
60	VBUS		5V nominal

RFU (Reserved for Future Use) pins should remain unconnected on modules and bases. Signals as seen on the CARRIER board.

12C/SMBus

The standard defines three pins (SCL/SDA/ALERT) for I2C bus or SMBUS devices. All pullups should be on the module. It is not recommended to use those pins for any other purpose. There should be no pin sharing between module slots on the baseboards.



Recommended EEPROM type 24AA025E48, this EEPROM includes unique identifier from factory. Address bits A1, A0 should be set to high and low. I2C Address is 1010_010x.

This EEPROM provides 128 Bytes for user data (6 upper bytes include the EUI-48 identifier).

JTAG

If JTAG is implemented it shall be at fixed location with 3.3V I/O voltage. If JTAG muxing (enable) is implemented this shall also be at fixed location. If JTAG is not used those pins can be used for other purposes as well. They should be generic 3.3V I/O on the FPGA. Therefore, total five I/O pins can be used for some user defined purpose (if no JTAG). In the case those pins are used as SPI bus there is a fixed mapping for this. In other cases the mapping is free up to the designer of the module.

Pin	JTAG	SPI	Other
51	TDI	MISO	User
53	TDO	MOSI	User
55	TMS	Select	User
57	JTAG Enable	JTAG Enable/or user	JTAG Enable/or user
59	ТСК	CLK	User

Signal names as on the carrier!

I/O Voltage

The main functional pins are in adjustable power domain VADJ, usable voltages depend on the module and/or carrier. Not all combinations of module to carrier will be compatible. Some modules and carrier may only support one fixed IO voltage. There are total of 28 I/O pins in VADJ power domain.

Differential I/O

HS Slot supports up to 12 differential signals. In the case the carrier board FPGA supports only unidirectional I/O there is a fixed pin mapping allocating the TX and RX pins properly, this is visible in the online google spreadsheet. Pin A0_x, A1_x, A2_x, A3_x, B0_x and B1_x are TX (on the carrier) and the rest are RX. This allows maximum compatibility of the modules if the carrier board FPGA does not support bidirectional differential I/O (like as example Cyclone V).

Power Supply Requirements

Main supply VCC has nominal voltage 3.3V. Module I/O voltage (VADJ) is provided separately in the range 1.2 to 3.3V. Optional VBUS supply has nominal voltage of 5V. Modules that use main power as I/O voltage should take all power from the adjustable I/O Voltage VADJ and not from VCC.

Note: not all modules support full range of VADJ please check the specification for the module to see what VADJ range is valid.

GT Connector


Gigabit Transceiver are supported by CRUVI-G Slots that use ADM/ADF type of connector. There are four lanes of for high-speed transceiver data. Additionally there is I2C bus and eight auxiliary signals.

Pin	Function	Pin	Function	Pin	Function	Pin	Function
A1	GND	B1	TCK	C1	TDI	D1	GND
A2	C2M_DP3_N	B2	TMS	C2	TDO	D2	M2C_DP3_N
А3	C2M_DP 3_P	В3		C3		D3	M2C_DP 3_P
A4	GND	В4		C4		D4	GND
A5	C2M_DP 2_N	B5		C5	GND	D5	M2C_DP 2_N
A6	C2M_DP 2_P	В6		C6	D1_N	D6	M2C_DP 2_P
Α7	GND	В7		C7	D1_P	D7	GND
A8		В8		C8	GND	D8	M2C_CLK0_N
A9		В9		C9		D9	M2C_CLK0_P
A10		B10	VADJ	C10	VCC_5V	D10	GND
A11		B11	VCC_3.3V	C11	VCC_12V	D11	GND
A12		B12		C12	GND	D12	GT_CLKO_N
A13		B13		C13	D0_CC_N	D13	GT_CLKO_P
A14	GND	B14		C14	D0_CC_P	D14	GND
A15	C2M_DP 1_N	B15		C15	GND	D15	M2C_DP 1_N
A16	C2M_DP 1_P	B16	S4	C16	S7	D16	M2C_DP 1_P
A17	GND	B17	S5	C17	S6	D17	GND
A18	C2M_DP 0_N	B18	S0	C18	S3	D18	M2C_DP 0_N
A19	C2M_DP 0_p	B19	S1	C19	S2	D19	M2C_DP 0_P
A20	GND	B20	SDA	C20	SCL	D20	GND

I2C

I2C bus is in adjustable voltage domain. I2C pullups must be on the carrier, it is prohibited to add them on the module. If level shifting on carrier board is needed then recommended I2C level shifter is TCA9801 with side B facing the module.

Optional ID EEPROM should have fixed address and be powered from the adjustable supply:



Transceiver lanes

There are four transceiver lanes available, any AC decoupling if needed should be on the module. Signals marked TX are from carrier to module. Signals named RX are from module to carrier. If less than four lanes are populated then the lower numbered lanes should be used first.

Clocks

There is one clock provided to feed the Transceiver block: GT_CLK_P/N. If AC coupling is required it should be on the carrier board.

There is one additional clock input from module to carrier: CLKO_P/N. LVDS compatible levels. If AC coupling desired then it should be on the carrier.

Additionally signal DO_CC_P/N should be routed to FPGA clock capable pin if possible.

LVDS signals

There are two lanes of LVDS signals, they can be used as SYNC or STROBE or as needed. DO_CC_P/N should if possible be on clock capable FPGA pin. LVDS should if possible be compatible with the low voltage LVDS – like in Agilex-5 and Versal where LVDS I/O bank voltage is lower than 1.8V.

LVCMOS signals


There are total eight LVCMOS signals S0..S7 with adjustable I/O voltage. Supported I/O voltage should be 3.3V or 1.8V, operation at 1.2V bank voltage is not foreseen. If carrier host FPGA does not support 1.8V or 3.3V bank voltages (like Agilex-5 or Versal HP banks) then auto direction sense level shifter should be used on the carrier board converting from 1.2V to 1.8V or 3.3V. Such level shifter is present in CR00112 FMC adapter making CR00112 compatible with FMC host where VADJ is below 1.8V. Signals S0..S7 should not have strong pull up/down resistors on the module. Recommended level shifter for the carrier is: TXB0304RSVR.

Testing

For test purposes some standard modules have been developed.

HS loopback adapter


CR00091 is the standard test board to verify the HS connector performance for the host boards.



All HS I/O is looped back. Additionally there are LED's on all power supplies and on ALERT pin. A 25MHz clock is available at REFCLK pin. All 3.3V I/O except I2C and REFCLK is also looped back. I2C EEPROM is also provided on the board. I2C signals and all power are also available at through hole test points. This board allows full testing of HS support for any CRUVI host board.

HS debug adapter

This adapter CR00026 allows all signals of the HS connector to be probed using some test equipment (scope or logic analyzer).




This is man in the middle type of adapter, it will be fitted between the host and actual HS card to be debugged. All signals are connected 1:1 between two connectors. Additionally they all go via 50ohm series resistor to 100mil pin headers for probe attachment.

Mechanical


The best would be to use Altium templates for any new CRUVI projects. Templates are provided both for modules as for carrier boards.

Carrier board


Maximum size triple module carrier dimensions:




Carrier board with 3 HS + 3 LS connectors, 6 mounting holes for M2 screws (2.2mm diameter).



Connector naming and pin one markings. For SMD solder-down spacers hole size from spacer datasheet. There are three slots named: AX, BY, and CZ.



Carrier board with one HS, one LS and one GT connector, Altium template name CR99500.




LS Modules

LS modules can be of different sizes. Depending on the module length, one or two mounting holes are used. Most LS modules are expected to be half-length and use only one mounting hole. Double and triple width modules are also allowed (they have more mounting holes). Mounting holes are for M2 screws (2.2mm diameter).

LS 14x14

Smallest CRUVI module size is 14 by 14 mm, recommended PCB thickness 1.2mm (1.6mm acceptable). This format is suitable for modules that have one small main IC with 3.3V tolerant IO. External I/O is possible also via front panel using U.fl style mini coax connectors. Recommended location for them is shown. This format can extend to 22 by 32 mm.



As example BGA 6x8 mm SPI Flash Device is placed.

Possible IC/Functions

- I²C EEPROM
- Microwire or SPI EEPROM
- I²C ADC, DAC, Sensor or special function
- UN I/O EEPROM
- 1-Wire EEPROM or special function
- (Q)SPI Flash or SRAM
- SPI ADC, DAC or special function
- I2S/PDM MEMS microphone
- Special function IC with low pin count interface (PWM, etc.)
- CRUVI Signal breakout to connector(s)
- I²C programmable Oscillator or PLL
- Status LED and User button

Single width LS modules


Single width LS modules have maximum width of 22 mm (min width 14 mm).

HS Modules

HS modules can be of different sizes. Depending on the module length, one or two mounting holes are used. Double and triple width modules are also allowed (they have more mounting holes).

GT Modules

CRUVI-GT modules are same size as CRUVI-HS modules, the connector is different but in same position, with 180 rotation. Single wide CRUVI-GT module, Altium template name CR99400. GT Connector in bottom layer.



Copyright 2019-2024 MicroFPGA UG(h)



GT Module bottom view.

Module widths

Connectors should be mounted depending on the module width:

	Single	Double	Triple
LS	A	В	С
HS	Х	X	X
GT	Х	Υ	Z

There should be only ONE connector on the module!

Connectors

Connector stacking height is 5mm

Туре	Carrier/Base	Module/Function
High Speed	SS4-30-3.50-L-D-K	ST4-30-1.50-L-D-P
Low Speed	CLT-106-02-F-D-A-K	TMMH-106-04-F-DV-A-M
Transceiver	ADF6-20-03.5-L-4-2	ADM6-20-01.5-L-4-2

Samtec specifies for the ADF/ADM connectors maximum data rate of 32Gbit/s NRZ or 64G PAM4.

Mounting hardware

Use 5mm threaded spacers for M2 screws. Carrier boards may use soldered down SMD spacer's type



9774050243R

from Würth.

Module formats

CRUVI modules can be one, two or three slot-wide. One-slot wide modules can be 14 to 22 mm wide. Two-slot wide module max width is 22 mm + 900 mil; three-slot wide module max width is 22 mm + 1800 mil (67.72mm). The 900 mil slot-to-slot distance come from PMoD specification, if two CRUVI to PMoD adapters are used then we have one dual wide PMoD port.

Host Adapters

For cases where host FPGA/SoC has limited I/O connectors should be fitted in special order to maximize the variety of supported add-module combinations.

Recommendation: If possible, on host boards all LS connectors should be fitted; small FPGA can be used to add more I/O and perform local preprocessing/level shift and/or protocol/interface conversion.

Host 2 slot wide 2 connectors

Slot	Connectors	Config 1	Config 2
AX	HS	HS	LS or HS
BY	LS	LS	

This minimal configuration supporting single and double width modules with LS or HS connectors.

Host 3 slot wide with 3 connectors supporting GT4

Slot	Connectors	Config 1	Config 2	Config 3	Config 4
AX	HS	HS	HS	HS	LS or HS or GT
BY	-	Empty		LS or GT4	
CZ	GT4 + LS	LS or GT4	LS or GT4		

This is the minimal configuration that support all types of possible modules up to 3 slot wide. If two single width modules are fitted one slot would remain empty.

Host 3 slot wide with 4 connectors supporting GT4

Slot	Connectors	Config 1	Config 2	Config 3	Config 4
AX	HS	HS	LS or HS	HS	LS or HS or GT
BY	LS	LS		LS or GT4	
CZ	GT4 + LS	LS or GT4	LS or GT4		

This is the minimal configuration that support all type of possible modules up to 3 slot wide and all types at same time if all are single slot wide.

CAD Support

CRUVI standard was developed using Altium Designer as primary CAD Tool. Primary designs and design templates are all in Altium Designer format. It is recommended do start a design from some existing Altium project or template.


Altium templates

Link to Altium templates: https://github.com/micro-FPGA/CRUVI/tree/master/CAD/Altium/templates

Partial listing of available CAD templates. Alternatively some existing open-source CRUVI module design can be used as starting point as well.

CR99001

This is the smallest 14x14 mm LS module template. Identification EEPROM is included.



Known modules based on this template


- CR00001 SPI Flash 6x8 mm BGA
- CR00002 SPI Flash SO-8

CR99002

Same as CR99001 with added u.Fl connectors for I/O.

CR99003


This is maximum size one-wide half-length LS module; sized 22x32 mm. Identification EEPROM is included.



This template can be made smaller in size. Width is already maximum. In some cases it is OK to expand PCB size in the TOP direction for special evaluation or test boards.


CR99004


This is half-length module with optional solder down pads with minimum width. Module size 18x32 mm.



CR99005

This is half-length LS module with two SMA connectors.






CR99101


Minimal size HS Module, recommended PCB size 18x20 mm (can be a few mm shorter also). This template is good for HyperRAM style devices.

Known modules based on this template

- CR00041 HyperRAM/Flash/OctaRAM 6x8 mm BGA
- CR00045 16 bit Pseudo SDRAM
- CR00091 CRUVI HS loopback adapter



CR99102



Production Support

Trenz Electronic GmbH offers special production support for CRUVI modules and bases if they are developed in Altium using a special database library from Trenz Electronic (this library can be made accessible to interested parties).

Use Cases

List of some common use cases.

I2C Device

A module with some I2C device(s) can be in LS format with one or two mounting holes.

HyperBus/xSPI/OctaBus


HyperBus, OctaBus and xSPI devices can be used on small HS modules with only one mounting hole. An example is CR00041 module. Space required on the baseboard is about 20x22 mm.

SPI (boot) Flash

SPI and QSPI Flash modules can be in smallest LS format sized 14x14 mm. On the baseboard about the same amount of free space is needed, only one mounting hole is used. With passive PMoD adapter CR00025 it is also possible use those modules with PMoD host boards.

MII/RMII/RGMII PHY


Pin mappings for MII/RMII and RGMII are defined for the HS connector.



CR00200 - Ethernet RGMII PHY board, HS single width.

Evaluation or Demo Board

It is recommended when possible to design all boards to be complaint to standard recommended CRUVI module formats. If needed the PCB sizes can be extended for boards designed for evaluation and demo or prototype use only.



TODO – update graphics

For evaluation use, if PCB size has to extend over standard format, then use above as guidance for the priority direction how to extend the board size. The above example shows that a 3 slot base board could accept at the same time 2 oversized modules and one standard format module.

TODO: Make exact templates for all possible (reasonable) variants showing which mounting holes are mandatory and which one recommended only.

Disclaimer

CRUVI standard is licensed under <u>Apache License 2.0</u>.

Links/References

- CRUVI Github
- Link to this specification
- Semantic Versioning Specification http://semver.org
- RFC2119 https://tools.ietf.org/html/rfc2119
- JESD251 xSPI
- <u>Digilent PMoD™ Specification</u>
- VHDPLus CRUVI Products
- <u>Trenz Electronics CRUVI</u> Products