



Power - In

5 to 25V



2V5 for LVDS at Bank 0

 $Vout = 1,25V (1 + R_top/R_buttom) + 0,1mA * R_buttom$ I max = 100mA



hardware design www.hardware-design.de	DiplIng. Jens Kroeger Lattice EV-Boards jens.kroeger@gmx.de - Tel: 05305.202836 DrBockemüller-Ring 35 * 38173 Sickte	
Title Power		
Projekt Lattice FPGA-Demoboard		Rev 1.4
Engineering Jens Kroeger		Worksize A2
Start 03.08.2007	Drawn by Jens Kroeger	Printsize A3
Last Update 22.02.2008	Filename LFXP2_1.SCH	Sheet 2 of 2

