μCore Instruction Set

In the table below opcodes are grouped by functionality.

- names are the opcode names used in the uForth cross-compiler as defined in opcodes.fs.
- **stack effect** indicates the effect of each opcode on the stacks. It shows a list of data stack input parameters up to the "--" follwed by the list of output parameters. Sometimes the return stack is affected as well, which is indicated by a second line with the **rs:** prefix. In a few cases there are input or output list alternatives (e.g. ?dup) these are separated by the | character.

The following conventions are used for the input and output list elements:

name	semantics							
addr	Data memory address							
С	8-bit character (byte)							
d	2s-complement double number occupying two stack elements. The most significant word is on top of the least significant word.							
exp	2s-complement exponent. Its size in number of bits used is defined by exp_width in architecture_pkg.vhd.							
flag tf, ff	0 = false, any other number = true for input arguments, all bits set for output arguments. tf ::= true flag, ff ::= false flag							
float	Floating point number, data_width wide. The mantissa takes the more significant bits, the exponent the less significant bits. Meaningful floating point arithmetic is possible for data_widths >= 24 and exp_widths >= 6.							
lit	Literal value accumulated in TOS, preceding an opcode							
man	2s-complement mantissa							
mask	A bit mask. Usually only one single bit will be set.							
n	2s-complement number data_width wide.							
op	8 bit instruction.							
paddr	Program memory address.							
u	Unsigned number							
ud	Unsigned double number. The most significant word is on top of the least significant word.							
w	16-bit word.							

- **type** is either a **core**, a **with_**CCCC (elective), a **byte**, or a **float** (floating point) opcode. **mult** are opcodes, which are only feasible if multiply (DSP) hardware is available in the FPGA. If electives are set to false and therefore, not included in the instruction set, a high level version as defined in **forth lib.fs** will be used.
- **cycles** are the number of μCore cycles needed to execute an opcode. The prefix **u** is used to indicate uninterruptible sequences of cycles. Multi-cycle opcodes without **u** are interruptible after each cycle. Math step instructions need to be repeated for every bit, **dw** stands for data_width.

names	stack effect	type	cycles	description		
noop		core	1	no operation		
Data Stack						
drop	n	core	1	drop top stack item		
dup	n n n	core	1	duplicate top stack item		
?dup	n 0 n n	core	1	duplicate top stack item if it is not zero		
swap	n1 n2 n2 n1	core	1	exchange the top two stack items		
over	n1 n2 n1 n2 n1	core	1	push 2nd stack item on the stack		
rot	n1 n2 n3 n2 n3 n1	core	1	move 3rd stack item to the top		
Return Stac	ek					
>r	n rs: n	core	1	pop the top stack item and push it on the return stack		
r>	n rs: n	core	u 2	pop the top return stack item and push it on the stack		
r@	n rs: n n	core	1	push the top return stack item on the stack		
local	offset addr	core	1	Converts an offset into the return stack into its equivalent data memory address.		
I	n2 rs: n1 u n1 u	with	u 2	Loop index for DO LOOPs		
Branches		I				
branch	n	core	1	If the lit flag is set, the next instruction is fetched from relative address PC+n, else it is fetched from absolute address n.		
0=branch	flag n	core	u 2	If the flag is set, continue execution at the next sequential instruction, else execute the branch instruction.		
tor-branch	rs: u u-1 rs: 0	core	1 u 2	Primitive for the FOR NEXT loop. If u > 0, u is decremented and the branch instruction is executed, else the top return stack item is dropped and execution continues at the next sequential instruction.		
(+loop	n rs: u u-n+1	with		Primitive for DO +LOOP. Modifies the loop counter, which will never drop below zero. (+loop precedes tor-branch, which are both compiled by +LOOP.		
JSR	n rs: paddr	core	1	The PC is pushed on the return stack and the branch instruction is executed.		
exit	rs: paddr	core	u 2	The top return stack item is dropped and execution continues at paddr.		
iret	u rs: paddr	core	u 2	The status register is restored from u, and the exit instruction is executed.		
nz-exit	flag rs: paddr rs: paddr paddr	with	1 u 2	Drop the top stack item. When flag is true, execute the exit instruction, else execution continues at the next sequential instruction.		

names	stack effect	type	cycles	description
Data Memor	ry			
ld	addr n addr	core	u 2	LoaD pushes the content of the data memory location at addr on the stack as 2 nd item.
				: @ (addr n) ld drop ;
st	n addr addr	core	1	STore pops the 2 nd item of the stack and stores it at data memory location addr.
				: ! (n addr) st drop ;
@	addr n	with	u 2	Fetch the content of the data memory location at addr.
+st	n addr addr	with	u 2	Add n to the content of the data memory location at addr. This is an uninterruptible read-modify-write instruction.
Byte address	sing			
cld	addr c addr	byte	u 2	c-load pushes the byte at data memory location addr on the stack as 2^{nd} item.
c@	addr c	with	u 2	c-fetch pushes the byte at data memory location addr on the stack.
cst	c addr addr	byte	1	
wld	addr w addr	byte	u 2	
wst	w addr addr	byte	1	
Unary Arith	metic			
invert, not	u1 u2	core	1	u2 is the bit-wise not of u1.
0=	u flag	core	1	flag is true when u equals zero.
0<	n flag	core	1	flag is true when n is negative.
Shifting with	n Hardware Multipli	er		
mshift	u1 n u1' u2	mult	1	Logical single-cycle barrel shift of u1 by n bit positions. u1' is the shift result, and u2 are the remaining bits that have been shifted out of u1.
				If n is negative, a right shift is executed, the most significant bit position(s) are filled with zeros, and u2 is filled from the MSB on downwards. The carry flag is set to the MSB of u2.
				If n is positive, a left shift is executed, the least significant bit position(s) are filled with zeros, and u2 is filled from the LSB on upwards. The carry flag is set to the LSB of u2.
				If n is zero, $u1' = u1$ and $u2 = 0$.
				: shift (ul n ul') mshift drop;
				: u2/ (u1 u1') -1 shift;
				:rotate (ul n ul') mshift or;

names	stack effect	type	cycles	description
mashift	n1 n2 n1' n3	mult	1	Arithmetic single-cycle barrel shift of n1 by n2 bit positions. n1' is the shift result, and n3 are the remaining bits that have been shifted out of n1.
				If n2 is negative, a right shift is executed, the most significant bit position(s) are filled with the sign bit of n1, and n3 is filled from the MSB on downwards. The carry flag is set to the MSB of n3.
				If n2 is positive, a left shift is executed, the least significant bit position(s) are filled with zeros, and n3 is filled from the LSB on upwards. The carry flag is set to the LSB of n3.
				IF $n2$ is zero, $n1' = n1$ and $n3 = 0$.
				: ashift (n1 n2 n3) mashift drop;
				: 2/ (n1 n2) -1 shift;
Shifting wi	ithout Hardware Multi	plier		
shift	u n u'	core	n	Logical shift of u by n bit positions. If n is negative, a right shift is executed and the most significant bit position(s) are filled with zeros.
				If n is positive, a left shift is executed and the least significant bit positions are filled with zeros.
				The carry flag is set to the last bit shifted out of u.
ashift	n1 n2 n1'	core	n	Arithmetic shift of n1 by n2 bit positions.
				If n2 is negative, a right shift is executed and the most significant bit position(s) of n1' are filled with the sign bit of n1.
				If n is positive, a left shift is executed and the least significant bit position(s) of n1' are filled with zeros.
				The carry flag is set to the last bit shifted out of n1.
c2/	u u'	core	1	Shift right through carry. Used for multi-precision shift operations. u is shifted right by one bit position and the content of the carry flag is shifted into the most significant bit position of u'. The carry flag is set to the least significant bit of u.
c2*	u u'	core	1	Shift left through carry. Used for multi-precision shift operations. u is shifted left by one bit position and the content of the carry flag is shifted into the least significant bit position of u'. The carry flag is set to the most significant bit of u.
Binary Ari	ithmetic	I		, , , , , , , , , , , , , , , , , , , ,
+	n1 n2 n3	core	1	n3 is the 2s-complement sum of n1 + n2.
+c	n1 n2 n3	core	1	n3 is the 2s-complement sum of n1 + n2 + carry flag
-	n1 n2 n3	core	1	n3 is the 2s-complement difference of n1 - n2.
swap-	n1 n2 n3	core	1	n3 is the 2s-complement difference of n2 - n1.
and	n1 n2 n3	core	1	n3 is the logical and of n1 and n2.
or	n1 n2 n3	core	1	n3 is the logical or of n1 or n2.
xor	n1 n2 n3	core	1	n3 is the logical xor of n1 xor n2.

names	stack effect	type	cycles	description
2dup +	n1 n2 n1 n2 n3	with	1	See +
2dup +c	n1 n2 n1 n2 n3	with	1	See +c
2dup -	n1 n2 n1 n2 n3	with	1	See -
2dup swap-	n1 n2 n1 n2 n3	with	1	See swap-
2dup and	n1 n2 n1 n2 n3	with	1	See and
2dup or	n1 n2 n1 n2 n3	with	1	See or
2dup xor	n1 n2 n1 n2 n3	with	1	See xor
um*	u1 u2 ud	mult	1	ud is the double precision unsigned product of u1 * u2.
		core	dw+3	When no hardware multiplier is available, it takes data_width+3 cycles to execute using instruction mults.
multl	ud n	core	1	Reduces unsigned double product ud to signed single precision product n. The overflow status flag will be set, when the product does not fit into a single number.
				: * (n1 n2 n3) um* multl ;
m*	n1 n2 d	mult	1	d is the signed double precision product of n1 * n2.
			dw+38	When no hardware multiplier is available, it takes data_width+38 cycles to execute using um*
um/mod	ud u urem uquot	core	dw+2	Quotient uquot and remainder urem are the unsigned results of dividing double number ud by unsigned divisor u.
				It takes data_width+2 cycles to execute using instructions udivs, div, and udivl.
m/mod	d n rem quot	with	dw+2	Quotient quot and remainder rem are the signed results of dividing double number d by signed divisor n.
				Quot is floored and rem has the same sign as divisor n.
				It takes data_width+2 cycles to execute using instructions sdivs, div, and sdivl.
sqrt	u urem uroot	with	dw/2 +6	root and rem are the root and the remainder after taking the square root of u, two bits at a time.
				It takes data_width/2+6 cycles to execute using instruction sqrts. If data_width is odd, instruction sqrt0 will be used as well.
+sat	n1 n2 n3	with	1	n3 is the 2s-complement sum of n1 + n2. In case of an overflow, n3 is set to the largest 2s-complement number. In case of an underflow it is set to the smallest 2s-complement number.
				+sat is used to prevent control loops from oscillating in case of over/underflows.
Flags				
st-set	mask	core	1	Status flags Carry, OVerFLow, InterruptEnable, and InterruptInService can be set or reset explicitly.
				E.g. the carry is set using the phrase #c status-set, it is reset using #c status-reset without modifying other flags of the status register.
				i e

names	stack effect	type	cycles	description				
carry?	flag	core	1	Flag is true when the carry flag is set.				
time?	n flag	core	1	Flag is true when the auto-incrementing time register is larger than n.				
				The time register increments every 1/ ticks_per_ms (see: architecture_pkg.vhd).				
				Note: The time register is a wrap-around counter and therefore, the maximum difference between the time register and n can be 2 ^{data_width-1} , which is the upper limit for time delays.				
<	n1 n2 flag	core	1	Flag is true when n1 is less than n2 in 2s-complement representation.				
flag?	mask flag	with	1	Flag is true when the bit selected by mask is set in the flags register.				
[di	r: status	core	1	Saves status on the return stack and disables interrupts.				
di]	r: status	core	2	Restores interrupts to the state before the mating [di.				
Floating Po	Floating Point							
*.	n1 u n2	float with	1	Fractional multiply. 2s-complement n1 is multiplied by coefficient u. n2 is the most-significant part of the signed double product.				
				This operator is used to compute polynomial expressions using the Horner scheme.				
log2	u u'	float with	dw+3	Will only be present when a hardware multiplier is available (WITH_MULT = true).				
				u must be in the range [1 2[* 2 ^{data_width-1} . u' is its logarithm dualis in the range [0 1[* 2 ^{data_width-1} .				
				It takes data_width+3 cycles to execute using instruction log2s.				
normalize	man exp man' exp'	float	< dw-2	This is an auto-repeat instruction. In each step, man is shifted one position to the left and exp is decrement by one until a) the mantissa's sign bit and its second most significant bit have different values, or b) exp has reached its minimum value.				
				In the end, man', exp' is a normalized version of man and exp.				
(> flast	man and Class	Cl	1	It takes at most data_width-2 cycles to execute.				
(>float	man exp float	float	1	After normalization the pair man, exp is packed into floating point number float.				
float>	float man exp	float	1	Unpack floating point number float into man and exp.				

names	stack effect	type	cycles	description			
Traps							
reset		core	1	Hardware trap			
interrupt		core	1	Hardware trap			
pause		core	1	Hardware trap			
break		core	1	Soft trap for single-step tracing			
dodoes	addr addr+1	core	1	Soft trap compiled by DOES>			
data!	addr n addr'	core	1	Soft trap used for data memory initialization			
Program M	emory						
pst	op paddr paddr	core	u 2	ProgramSTore. Op is stored into the program memory at paddr.			
				This instruction will only be available during the cold boot phase.			
				: p! (op paddr) pst drop ;			
pld	paddr op paddr	core	u 2	ProgramLoaD. Op is fetched from program memory address paddr and stored as 2 nd item on the stack.			
				: p@ (paddr op) pld drop ;			