# **64-bit Uart** IOB-UART User Guide, V0.1, Build 51fb326



February 13, 2021





# **Contents**

1	Intro	oduction	5
2	Sym	nbol	5
3	Fea	tures	5
4	Ben	efits	6
5	Deli	verables	6
6	Blo	ck Diagram and Description	7
7	Inte	rface Signals	8
8	Reg	isters	9
9	FPG	GA Results	10
L	ist d	of Tables	
	1	Block descriptions	7
	2	General Interface Signals	8
	3	CPU Native Slave Interface Signals	8
	4	CPU AXI4 Lite Slave Interface Signals	9
	5	Software accessible registers	9
	5 6	Software accessible registers	
L	6		
L	6	Kintex Ultrascale (left) and Cyclone V GT (right)	10
L	6 ist (	Kintex Ultrascale (left) and Cyclone V GT (right)	10

www.iobundle.com





#### Introduction 1

The IObundle Timer core includes a 64-bit counter for returning the time in clock cycles. It is written in Verilog and includes a C software driver. With the knowledge of the clock frequency in its software driver, it is also possible to print the time in microseconds, milliseconds or seconds. The IP is currently supported for use in ASICs and FPGAs.

## **Symbol**




Figure 1: IP Core Symbol

www.iobundle.com

#### 3 **Features**

- Verilog 64-bit time counter in clock cycles.
- · C software driver.
- Reset, enable and time read functions.
- IOb-SoC native CPU interface.
- AXI4 Lite CPU interface (premium option).



#### 4 Benefits

- Easy hardware and software integration
- Compact hardware implementation
- Can fit many instances in low cost FPGAs
- Can fit many instances in small ASICs
- Low power consumption

### 5 Deliverables

- ASIC or FPGA synthesized netlist or Verilog source code
- ASIC or FPGA synthesis and implementation scripts or
- ASIC or FPGA verification environment
- Software driver and example user software
- User documentation for easy system integration
- Example integration in IOb-SoC (optional)



# 6 Block Diagram and Description

A high-level block diagram of the IOB-UART core is presented in Figure 6 and a brief explanation of each block is given in Table 1.




Figure 2: High-level block diagram

Block	Description
Register File	Holds the current configuration of the UART as well as internal parameters. Data to be sent or that has been received is stored here temporarily.

Table 1: Block descriptions.



# 7 Interface Signals

The interface signals of the I<sup>2</sup>S/TDM transceiver core are described in the following tables.

Name	Direction	Width	Description	
clk	input	1	System clock input	
rst	input	1	System reset asynchronous and active high	

Table 2: General Interface Signals

Name	Direction	Width	Description
valid	input	1	Native CPU interface valid signal
address	input	ADDR_W	Native CPU interface address signal
wdata	input	WDATA_W	Native CPU interface data write signal
wstrb	input	DATA_W/8	Native CPU interface write strobe signal
rdata	output	DATA_W	Native CPU interface read data signal
ready	output	1	Native CPU interface ready signal

Table 3: CPU Native Slave Interface Signals



Name	Direction	Width	Description
s axil awaddr	input	ADDR_W	Address write channel address
s_axil_awcache	input	4	Address write channel memory type. Transactions set with
5_axii_awcaciie	input	4	Normal Non-cacheable Modifiable and Bufferable (0011).
s_axil_awprot	input	3	Address write channel protection type. Transactions set with
S_axii_awpiot	Input	3	Normal Secure and Data attributes (000).
s_axil_awvalid	innut	1	Address write channel valid
0 - 0	input	· ·	
s_axil_awready	output	1 DATA 14/	Address write channel ready
s_axil_wdata	input	DATA_W	Write channel data
s_axil_wstrb	input	DATA_W/8	Write channel write strobe
s_axil_wvalid	input	1	Write channel valid
s_axil_wready	output	1	Write channel ready
s_axil_bresp	output	2	Write response channel response
s_axil_bvalid	output	1	Write response channel valid
s_axil_bready	input	1	Write response channel ready
s_axil_araddr	input	ADDR_W	Address read channel address
s_axil_arcache	input	4	Address read channel memory type. Transactions set with
			Normal Non-cacheable Modifiable and Bufferable (0011).
s_axil_arprot	input	3	Address read channel protection type. Transactions set with
			Normal Secure and Data attributes (000).
s_axil_arvalid	input	1	Address read channel valid
s_axil_arready	output	1	Address read channel ready
s_axil_rdata	output	DATA_W	Read channel data
s_axil_rresp	output	2	Read channel response
s_axil_rvalid	output	1	Read channel valid
s_axil_rready	input	1	Read channel ready

Table 4: CPU AXI4 Lite Slave Interface Signals

# 8 Registers

The software accessible registers of the UART core are described in Table 5. The table gives information on the name, read/write capability, word aligned addresses, used word bits and a textual description.

Name	R/W	Addr	Bits	Initial	Description
				Value	
UART_SOFTRESET	W	0x00	0:0	0	Bit duration in system clock cycles.
UART_DIV	R/W	0x04	DATA_W/2-1:0	0	Bit duration in system clock cycles.
UART_TXDATA	W	0x08	DATA_W/4-1:0	0	TX data
UART_TXEN	W	0x0c	0:0	0	TX enable.
UART_TXREADY	R	0x10	0:0	0	TX ready to receive data
UART_RXDATA	R	0x14	DATA_W/4-1:0	0	RX data
UART₋RXEN	W	0x18	0:0	0	RX enable.
UART_RXREADY	R	0x1c	0:0	0	RX data is ready to be read.

Table 5: Software accessible registers.



### 9 FPGA Results

The following are FPGA implementation results for two FPGA device families.

Resource	Used
LUTs	115
Registers	104
DSPs	0
BRAM	0

Resource	Used
ALM	89
FF	111
DSP	0
BRAM blocks	0
BRAM bits	

Table 6: Kintex Ultrascale (left) and Cyclone V GT (right)