

# DDR configuration tool for Microchip platforms

**Technical Note** 

CONFIDENTIAL

Rev. 1 (master@d66ca1f) Mon Feb 27 11:40:27 2023 +0100

#### TERMS and ABBREVIATIONS

HIF	Host Interface
ПТГ	nost interrace
0DT	On-Die Termination
PUB	PHY utility block
SoC	System on a Chip

# Requirements

The tools are developed using the ruby scripting language, which must be available.

The scripts may run under both Linux or Windows. The Windows environment may require installing the WSL2 package to emulate Linux.

# Supported platforms

This tool is supported form the following target SoC platforms:

- sparx5 (ARMv8 A53 dual-core)
- lan966x (ARMV7 A7 single-core)
- lan969x (ARMv8 A53 single-core)

#### Introduction

This software package contain a set of tools that can create DDR configurations specific to a target platform and board design. A board design defines the physical DDR memory system, such that the DDR controller needs a carefully crafted configuration to ensure a stable and effective operation.

The DDR controller supported is the *Synopsis uMCTL2* DesignWare component, accompanied with a *Synopsis PHY Utility Block*.

The supported platforms all use DDR3 or DDR3 + DDR4.

# Workflow

The tool works by accepting a *configuration profile* as input, which can be transformed into a compact representation of the many configuration options the target, **specifically** generated for a given platform and board.

The output configuration may be represented in different formats, depending on the target platform.


The different formats are:

format	platform	comments
source	lan966x	The configuration is output to "C" code, and compiled into the target firmware.
devicetree	lan969x, sparx5	The configuration is output to device-tree format, which is added to a a target image (as a separate entity).
yaml	-none-	The configuration is stored in YAML format. The format can be used for documentation purposes as well as for comparing with other configurations.

The output representation is dictated by the target implementation of the actual target system DDR driver operating environment. Specifically, 'device tree' support may not be available on a given target (Example: lan966x).

The workflow of working with the DDR configuration is illustrated below:

# Host environment



# Configuration parameters

At the top level, the following user-level parameters are available:

Keyword	Туре	Description
platform	sparx5   lan966x   lan969x	The name of the target platform SoC
clock_speed	integer	The clock speed of the DDR data bus. See later.

Keyword	Туре	Description
mem_size	integer	Total Memory Size (in Mbytes)
mem_type	DDR3   DDR4	The DDR memory type of the equipped DDR devices.
device_bus_width	x8   x16	Bus width of the equipped DDR devices. x8 support is experimental.
active_ranks	integer	The number of (active) ranks in the memory topology.
ecc_mode	0   4	The ECC mode to employ. ECC mode 0 implies ECC is disabled, mode 4 is "sec/ded over 1 beat"
mem_profile	string	The filename of a file defining DDR memory address generation. See later.
_2T_mode	boolean	Whether 2T timing should be used
board	string	The filename of file containing board specific tuning parameters. See later.

#### Clock speed.

The *clock speed* affects a lot of the calculated parameters for the memory controller.

Whether or not the clock speed can be changed or not, depends on the target system (and the actual driver implementation).

The current state of the clock speed is described below.

Platform	Supported clocks	Notes
sparx5	2500   2000   1667   1250	NB: DDR4 will only work at 1667 Mhz
lan966x	1200	Fixed clock
lan969x	2400	Fixed clock

# Memory profile parameter mem\_profile

In order to define the way HIF addresses are used to select ranks, groups and DDR devices, a separate YAML file is used. This configuration file may be used by several configurations (board designs) using similar physical DDR topology.

The *mem\_profile* file defines the so-called "address map" registers (and sub-fields). An example is given below.

Note: The registers and sub-fields vary a little between platforms, so not all registers apply to all supported platforms. Refer to [1], section "2.11: Address Mapper".

#### Address map definition example

```
addrmap0:
  ADDRMAP_CS_BIT0: 31
addrmap1:
 ADDRMAP_BANK_B0: 24
  ADDRMAP_BANK_B1: 24
  ADDRMAP BANK B2: 24
addrmap2:
  ADDRMAP_COL_B2: 0
  ADDRMAP_COL_B3: 0
  ADDRMAP_COL_B4: 0
  ADDRMAP COL B5: 0
addrmap3:
  ADDRMAP COL B6: 0
  ADDRMAP_COL_B7: 0
  ADDRMAP_COL_B8: 0
  ADDRMAP COL B9: 0
addrmap4:
  ADDRMAP_COL_B10: 31
  ADDRMAP_COL_B11: 31
addrmap5:
  ADDRMAP_ROW_B0: 4
  ADDRMAP_ROW_B1: 4
  ADDRMAP_ROW_B2_10: 4
  ADDRMAP ROW B11: 4
addrmap6:
  ADDRMAP ROW B12: 4
  ADDRMAP ROW B13: 4
  ADDRMAP ROW B14: 4
  ADDRMAP_ROW_B15: 4
  LPDDR3_6GB_12GB: 0
addrmap7:
  ADDRMAP_ROW_B16: 15
  ADDRMAP_ROW_B17: 15
addrmap8:
  ADDRMAP_BG_B0: 63
  ADDRMAP_BG_B1: 63
```

# Memory profile parameter board

In order to control memory settings relating to <code>ODT</code> and general board tuning, this file can be used to define <code>all</code> parameters where a specific is needed which is different from the default or by this tool calculated value. As such, this file can be used to override specific parameters.

#### Board file example (lan966x)

```
dfitmg0:
    DFI_T_CTRL_DELAY: 4
    DFI_RDDATA_USE_DFI_PHY_CLK: 0
    DFI_T_RDDATA_EN: 3
    DFI_WRDATA_USE_DFI_PHY_CLK: 0
    DFI_TPHY_WRDATA: 1
    DFI_TPHY_WRDATA: 2
mr1:
    RTT_2: 1
```

All supported registers and sub-fields can be defined. See the full list of supported registers below.

# Generating a DDR configuration file

When generating a DDR configuration file, you will be using the ./scripts/gen\_cfg.rb script, and supplying the input profile file name as the first argument.

#### cfg gen.rb argument syntax

An example run could be:

#### cfg gen.rb example run

```
./scripts/gen_cfg.rb -f source configs/profiles/lan969x.yaml > config.c
```

And the output would be:

```
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries.
 */
#include <ddr_config.h>
const struct ddr_config lan969x_ddr_config = {
         .info = {
                 .name = "lan969x 2023-02-27-14:45:24 d66calfcclec-dirty",
                 .speed = 2400,
                 .size = 0 \times 40000000,
                 .bus_width = 16,
         },
         .main = {
                 .crcparctl1 = 0x00001000,
                 .dbictl = 0 \times 00000001,
                 .dfimisc = 0 \times 00000040,
                 .dfitmg0 = 0x038c820a,
                 .dfitmg1 = 0 \times 00040201,
                 .dfiupd0 = 0x40400003,
                 .dfiupd1 = 0 \times 004000ff,
                 .eccfg0 = 0x003f7f40,
                  .init0 = 0x00020248,
                  .init1 = 0x00e80000,
                  .init3 = 0x0a340501,
                 .init4 = 0x00180200,
                 .init5 = 0x00110000,
                 .init6 = 0 \times 00000400,
                 .init7 = 0x00000899,
                 .mstr = 0x81040010,
                 .pccfg = 0 \times 000000000,
                 .pwrctl = 0 \times 000000000,
                  .rfshctl0 = 0x00210010,
                 .rfshctl3 = 0x000000000,
         },
         .timing = {
                 .dramtmg0 = 0x11132913,
                  .dramtmg1 = 0x0004051b,
                  .dramtmg12 = 0x1a000010,
                  .dramtmg2 = 0x0608050d,
                  .dramtmg3 = 0x0000400c,
                  .dramtmg4 = 0x08030409,
                  .dramtmg5 = 0x07070404,
                  .dramtmg8 = 0x05040c07,
                  .dramtmg9 = 0x0003040a,
                 .odtcfg = 0 \times 06000610,
                 .rfshtmg = 0x006200d3,
         },
         .mapping = {
                  .addrmap0 = 0 \times 0000001 f,
                  .addrmap1 = 0 \times 003 f1818,
```

```
.addrmap2 = 0 \times 000000000,
                  .addrmap3 = 0 \times 000000000,
                  .addrmap4 = 0 \times 00001f1f,
                  .addrmap5 = 0 \times 04040404,
                  .addrmap6 = 0 \times 04040404,
                   .addrmap7 = 0 \times 000000 f0 f,
                   .addrmap8 = 0 \times 00003f1a,
         },
         .phy = {
                  .dcr = 0x0000040c,
                  .dsqcr = 0x0064401b,
                  .dtcr0 = 0x8000b0cf,
                  .dtcr1 = 0x00010a37,
                  .dxccr = 0x00c01884,
                  .pgcr2 = 0x000147a2,
                  .schcr1 = 0x000000000,
                  .zq0pr = 0x0007bb00,
                  .zq1pr = 0x0007bb00,
                  .zq2pr = 0x00000000,
                  .zqcr = 0x00058f00,
         },
         .phy_timing = {
                  .dtpr0 = 0x0827100a,
                  .dtpr1 = 0x28250119,
                  .dtpr2 = 0x000701b1,
                  .dtpr3 = 0x03000101,
                  .dtpr4 = 0x01a50808,
                  .dtpr5 = 0x00361009,
                  .mr0 = 0 \times 000000a34,
                  .mr1 = 0 \times 00000501,
                  .mr2 = 0x00000018,
                  .mr3 = 0 \times 00000200,
                  .mr4 = 0 \times 00000800,
                  .mr5 = 0 \times 00000400,
                  .mr6 = 0 \times 00000899,
                  .ptr0 = 0x4ae25710,
                  .ptr1 = 0x74f4950e,
                  .ptr2 = 0x00083def,
                  .ptr3 = 0x1b192000,
                  .ptr4 = 0x1003a000,
         },
};
```

Some platforms use the alternative devicetree format, but the procedure is the same as for C source.

You can also use the <code>yaml</code> format. It is especially useful for comparing alternate configurations using the  $diff\_cfg.rb$  script. YAML configurations can also be output to source or devicetree configurations later with the  $fmt\_cfg.rb$  script.

# Supported DDR configuration registers

The supported DDR configuration registers are a subset of the full UMCTL2 DDR controller registers. The registers supported in this tool have been identified to contain options that typically may need customization.

The configuration register set is currently different for the lan966x and the lan969x/sparx5 driver, due to differences in the base IP version and IP configuration parameters.

register	lan966x	lan969x	sparx5
ADDRMAP0	yes	yes	yes
ADDRMAP1	yes	yes	yes
ADDRMAP2	yes	yes	yes
ADDRMAP3	yes	yes	yes
ADDRMAP4	yes	yes	yes
ADDRMAP5	yes	yes	yes
ADDRMAP6	yes	yes	yes
ADDRMAP7	no	yes	yes
ADDRMAP8	no	yes	yes
CRCPARCTL1	no	yes	yes
DBICTL	no	yes	yes
DCR	yes	yes	yes
DFIMISC	yes	yes	yes
DFITMG0	yes	yes	yes
DFITMG1	yes	yes	yes
DFIUPD0	yes	yes	yes
DFIUPD1	yes	yes	yes
DRAMTMG0	yes	yes	yes
DRAMTMG1	yes	yes	yes
DRAMTMG12	no	yes	yes
DRAMTMG2	yes	yes	yes

DRAMTMG3	yes	yes	yes
DRAMTMG4	yes	yes	yes
DRAMTMG5	yes	yes	yes
DRAMTMG8	yes	yes	yes
DRAMTMG9	no	yes	yes
DSGCR	yes	yes	yes
DTCR	yes	no	no
DTCR0	no	yes	yes
DTCR1	no	yes	yes
DTPR0	yes	yes	yes
DTPR1	yes	yes	yes
DTPR2	yes	yes	yes
DTPR3	no	yes	yes
DTPR4	no	yes	yes
DTPR5	no	yes	yes
DXCCR	yes	yes	yes
ECCCFG0	yes	yes	yes
INIT0	yes	yes	yes
INIT1	yes	yes	yes
INIT3	yes	yes	yes
INIT4	yes	yes	yes
INIT5	yes	yes	yes
INIT6	no	yes	yes
INIT7	no	yes	yes
MR0	yes	yes	yes
MR1	yes	yes	yes
MR2	yes	yes	yes

MR3	yes	yes	yes
MR4	no	yes	yes
MR5	no	yes	yes
MR6	no	yes	yes
MSTR	yes	yes	yes
ODTCFG	yes	yes	yes
PCCFG	yes	yes	yes
PGCR2	yes	yes	yes
PTR0	yes	yes	yes
PTR1	yes	yes	yes
PTR2	yes	yes	yes
PTR3	yes	yes	yes
PTR4	yes	yes	yes
PWRCTL	yes	yes	yes
RFSHCTL0	yes	yes	yes
RFSHCTL3	yes	yes	yes
RFSHTMG	yes	yes	yes
SCHCR1	no	yes	yes
ZQ0PR	no	yes	yes
ZQ1PR	no	yes	yes
ZQ2PR	no	yes	yes
ZQCR	no	yes	yes

Field	lan966x	lan969x	sparx5
ADDRMAP_CS_BIT0	bit 40 default 0	bit 40 default 0	bit 40 default 0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_BANK_B2	bit 2116 default 0	bit 2116 default 0	bit 2116 default 0
ADDRMAP_BANK_B1	bit 138 default 0	bit 138 default 0	bit 138 default 0
ADDRMAP_BANK_B0	bit 50 default 0	bit 50 default 0	bit 50 default 0

#### ADDRMAP2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_COL_B5	bit 2724 default 0	bit 2724 default 0	bit 2724 default 0
ADDRMAP_COL_B4	bit 1916 default 0	bit 1916 default 0	bit 1916 default 0
ADDRMAP_COL_B3	bit 128 default 0	bit 128 default 0	bit 118 default 0
ADDRMAP_COL_B2	bit 30 default 0	bit 30 default 0	bit 30 default 0

#### ADDRMAP3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_COL_B9	bit 2824 default 0	bit 2824 default 0	bit 2824 default 0
ADDRMAP_COL_B8	bit 2016 default 0	bit 2016 default 0	bit 2016 default 0
ADDRMAP_COL_B7	bit 128 default 0	bit 128 default 0	bit 128 default 0
ADDRMAP_COL_B6	bit 40 default 0	bit 40 default 0	bit 30 default 0

#### **ADDRMAP4**

Field	lan966x	lan969x	sparx5
ADDRMAP_COL_B11	bit 128 default 0	bit 128 default 0	bit 128 default 0
ADDRMAP_COL_B10	bit 40 default 0	bit 40 default 0	bit 40 default 0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_ROW_B11	bit 2724	bit 2724	bit 2724
	default 0	default 0	default 0
ADDRMAP_ROW_B2_10	bit 1916	bit 1916	bit 1916
	default 0	default 0	default 0
ADDRMAP_ROW_B1	bit 118 default	bit 118 default	bit 118 default
	0	0	0
ADDRMAP_ROW_B0	bit 30 default	bit 30 default	bit 30 default
	0	0	0

# ADDRMAP6

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_ROW_B15	bit 2724	bit 2724	bit 2724
	default 0	default 0	default 0
ADDRMAP_ROW_B14	bit 1916	bit 1916	bit 1916
	default 0	default 0	default 0
ADDRMAP_ROW_B13	bit 118 default	bit 118 default	bit 118 default
	0	0	0
ADDRMAP_ROW_B12	bit 30 default 0	bit 30 default 0	bit 30 default 0
LPDDR3_6GB_12GB			bit 3131 default 0

#### **ADDRMAP7**

ADDRMAP_ROW_B16	bit 30 default 0	bit 30 default 0
ADDRMAP_ROW_B17	bit 118 default 0	bit 118 default 0

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_BG_B0		bit 50 default 0	bit 50 default 0
ADDRMAP_BG_B1		bit 138 default 0	bit 138 default 0

#### CRCPARCTL1

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
PARITY_ENABLE		bit 00 default 0	bit 00 default 0
CRC_ENABLE		bit 44 default 0	bit 44 default 0
CRC_INC_DM		bit 77 default 0	bit 77 default 0
CAPARITY_DISABLE_BEFORE_SR		bit 1212 default 1	bit 1212 default 1

#### **DBICTL**

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
DM_EN		bit 00 default 1	bit 00 default 1
WR_DBI_EN		bit 11 default 0	bit 11 default 0
RD_DBI_EN		bit 22 default 0	bit 22 default 0

#### **DCR**

Field	lan966x	lan969x	sparx5	
-------	---------	---------	--------	--

UDIMM	bit 2929 default 0	bit 2929 default 0	bit 2929 default 0
DDR2T	bit 2828 default 0	bit 2828 default 0	bit 2828 default 0
NOSRA	bit 2727 default 0	bit 2727 default 0	bit 2727 default 0
BYTEMASK	bit 1710 default 1	bit 1710 default 1	bit 1710 default 1
MPRDQ	bit 77 default 0	bit 77 default 0	bit 77 default 0
PDQ	bit 64 default 0	bit 64 default 0	bit 64 default 0
DDR8BNK	bit 33 default 1	bit 33 default 1	bit 33 default 1
DDRMD	bit 20 default 3	bit 20 default 3	bit 20 default 3
DDRTYPE		bit 98 default 0	bit 98 default 0
RESERVED_26_18		bit 2618 default 0	bit 2618 default 0
UBG		bit 3030 default 0	bit 3030 default 0
RESERVED_31		bit 3131 default 0	bit 3131 default 0

## **DFIMISC**

Field	lan966x	lan969x	sparx5
DFI_FREQUENCY	bit 128	bit 128	bit 128
	default 0	default 0	default 0
DFI_INIT_START	bit 55 default	bit 55 default	bit 55 default
	0	0	0
CTL_IDLE_EN	bit 44 default	bit 44 default	bit 44 default
	0	0	0
DFI_INIT_COMPLETE_EN	bit 00 default	bit 00 default	bit 00 default
	1	1	1
PHY_DBI_MODE		bit 11 default 0	bit 11 default 0

DIS_DYN_ADR_TRI	bit 66 default
	1

#### **DFITMG0**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DFI_T_CTRL_DELAY	bit 2824	bit 2824	bit 2824
	default 7	default 7	default 7
DFI_RDDATA_USE_DFI_PHY_CLK	bit 2323	bit 2323	bit 2323
	default 0	default 0	default 0
DFI_T_RDDATA_EN	bit 2216	bit 2216	bit 2216
	default 2	default 2	default 2
DFI_WRDATA_USE_DFI_PHY_CLK	bit 1515	bit 1515	bit 1515
	default 0	default 0	default 0
DFI_TPHY_WRDATA	bit 138	bit 138	bit 138
	default 0	default 0	default 0
DFI_TPHY_WRLAT	bit 50	bit 50	bit 50
	default 2	default 2	default 2

#### DFITMG1

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DFI_T_PARIN_LAT	bit 2524	bit 2524	bit 2524
	default 0	default 0	default 0
DFI_T_WRDATA_DELAY	bit 2016	bit 2016	bit 2016
	default 0	default 0	default 0
DFI_T_DRAM_CLK_DISABLE	bit 128	bit 128	bit 128
	default 4	default 4	default 4
DFI_T_DRAM_CLK_ENABLE	bit 40	bit 40	bit 40
	default 4	default 4	default 4
DFI_T_CMD_LAT		bit 3128 default 0	bit 3128 default 0

#### DFIUPD0

Field	lan966x	lan969x	sparx5
DIS_AUTO_CTRLUPD	bit 3131	bit 3131	bit 3131
	default 0	default 0	default 0
DIS_AUTO_CTRLUPD_SRX	bit 3030	bit 3030	bit 3030
	default 0	default 0	default 0
CTRLUPD_PRE_SRX	bit 2929	bit 2929	bit 2929
	default 0	default 0	default 0
DFI_T_CTRLUP_MAX	bit 2516	bit 2516	bit 2516
	default 64	default 64	default 64
DFI_T_CTRLUP_MIN	bit 90 default 3	bit 90 default 3	bit 90 default

#### DFIUPD1

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DFI_T_CTRLUPD_INTERVAL_MIN_X1024	bit 2316	bit 2316	bit 2316
	default 1	default 1	default 1
DFI_T_CTRLUPD_INTERVAL_MAX_X1024	bit 70	bit 70	bit 70
	default 1	default 1	default 1

#### DRAMTMG0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
WR2PRE	bit 3024 default	bit 3024 default	bit 3024 default
	15	15	15
T_FAW	bit 2116 default	bit 2116 default	bit 2116 default
	16	16	16
T_RAS_MAX	bit 148 default	bit 148 default	bit 148 default
	27	27	27
T_RAS_MIN	bit 50 default 15	bit 50 default 15	bit 50 default 15

## DRAMTMG1

Field	lan966x	lan969x	sparx5	
-------	---------	---------	--------	--

T_XP	bit 2016 default 8	bit 2016 default 8	bit 2016 default 8
RD2PRE	bit 138 default 4	bit 138 default 4	bit 138 default 4
T_RC	bit 60 default 20	bit 60 default 20	bit 60 default 20

#### DRAMTMG12

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
T_MRD_PDA		bit 40 default 16	bit 40 default 16
T_WR_MPR		bit 2924 default 26	

#### DRAMTMG2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
RD2WR	bit 138 default 6	bit 138 default 6	bit 138 default 6
WR2RD	bit 50 default 13	bit 50 default 13	bit 50 default 13
READ_LATENCY		bit 2116 default 5	bit 2116 default 5
WRITE_LATENCY		bit 2924 default 3	bit 2924 default 3

#### **DRAMTMG3**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_MRD	bit 1712 default 4	bit 1712 default 4	bit 1712 default 4
T_MOD	bit 90 default 12	bit 90 default 12	bit 90 default 12
T_MRW			bit 2920 default 5

#### DRAMTMG4

Field	lan966x	lan969x	sparx5
T_RCD	bit 2824 default 5	bit 2824 default 5	bit 2824 default 5
T_CCD	bit 1916 default 4	bit 1916 default 4	bit 1916 default 4
T_RRD	bit 118 default 4	bit 118 default 4	bit 118 default 4
T_RP	bit 40 default 5	bit 40 default 5	bit 40 default 5

#### DRAMTMG5

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_CKSRX	bit 2724 default 5	bit 2724 default 5	bit 2724 default 5
T_CKSRE	bit 2216 default 5	bit 2316 default 5	bit 1916 default 5
T_CKESR	bit 138 default 4	bit 158 default 4	bit 138 default 4
T_CKE	bit 40 default 3	bit 40 default 3	bit 40 default 3

#### **DRAMTMG8**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_XS_DLL_X32	bit 148 default 68	bit 148 default 68	bit 148 default 68
T_XS_X32	bit 60 default 5	bit 60 default 5	bit 60 default 5
T_XS_ABORT_X32		bit 2216 default 3	bit 2216 default
T_XS_FAST_X32		bit 3024 default 3	bit 3024 default 3

#### DRAMTMG9

Field	lan966x	lan969x	sparx5	
-------	---------	---------	--------	--

WR2RD_S	bit 50 default 13	bit 50 default 13
T_RRD_S	bit 118 default	bit 118 default 4
T_CCD_S	bit 1816 default 4	bit 1816 default 4
DDR4_WR_PREAMBLE	bit 3030 default 0	bit 3030 default 0

# **DSGCR**

Field	lan966x	lan969x	sparx5
CKEOE	bit 3131 default 1		
RSTOE	bit 3030 default 1	bit 2121 default 1	bit 2121 default 1
ODTOE	bit 2929 default 1		
СКОЕ	bit 2828 default 1		
ODTPDD	bit 2724 default 0		
CKEPDD	bit 2320 default 0		
SDRMODE	bit 1919 default 0	bit 2019 default 0	bit 2019 default 0
RRMODE	bit 1818 default 0		
ATOAE	bit 1717 default 0	bit 1717 default 0	bit 1717 default 0
DTOOE	bit 1616 default 0	bit 1616 default 0	bit 1616 default 0
DTOIOM	bit 1515 default 0	bit 1515 default 0	bit 1515 default 0
DTOPDR	bit 1414 default 1	bit 1414 default 1	bit 1414 default 1

DTOPDD	bit 1313 default 1		
DTOODT	bit 1212 default 0	bit 1212 default 0	bit 1212 default 0
PUAD	bit 118 default 4	bit 118 default 0	bit 118 default 0
BRRMODE	bit 77 default 0		
DQSGX	bit 66 default 0	bit 76 default 0	bit 76 default 0
CUAEN	bit 55 default 0	bit 55 default 0	bit 55 default 0
LPPLLPD	bit 44 default 1	bit 44 default 1	bit 44 default 1
LPIOPD	bit 33 default 1	bit 33 default 1	bit 33 default 1
ZUEN	bit 22 default 1		
BDISEN	bit 11 default 1	bit 11 default 1	bit 11 default 1
PUREN	bit 00 default 1	bit 00 default 1	bit 00 default 1
CTLZUEN		bit 22 default 0	bit 22 default 0
RESERVED_13		bit 1313 default 0	bit 1313 default 0
WRRMODE		bit 1818 default 1	bit 1818 default 1
RRRMODE		bit 2222 default 1	bit 2222 default 1
PHYZUEN		bit 2323 default 0	bit 2323 default 0
LPACIOPD		bit 2424 default 0	
RESERVED_31_25		bit 3125 default 0	
RESERVED_31_24			bit 3124 default 0

# **DTCR**

Applies to: lan966x

Field	lan966x	lan969x	sparx5	

RFSHDT	bit 3128 default 9	
RANKEN	bit 2724 default 15	
DTEXD	bit 2222 default 0	
DTDSTP	bit 2121 default 0	
DTDEN	bit 2020 default 0	
DTDBS	bit 1916 default 0	
DTWDQMO	bit 1414 default 0	
DTBDC	bit 1313 default 1	
DTWBDDM	bit 1212 default 1	
DTWDQM	bit 118 default 5	
DTCMPD	bit 77 default 1	
DTMPR	bit 66 default 0	
DTRANK	bit 54 default 0	
DTRPTN	bit 30 default 7	

## DTCR0

Field	lan966x	lan969x	sparx5
DTRPTN		bit 30 default 7	bit 30 default 7
RESERVED_5_4		bit 54 default 0	bit 54 default 0
DTMPR		bit 66 default 0	bit 66 default 0
DTCMPD		bit 77 default 1	bit 77 default 1
RESERVED_10_8		bit 108 default 0	bit 108 default 0

DTDBS4	bit 1111 default 0	bit 1111 default 0
DTWBDDM	bit 1212 default 1	bit 1212 default 1
DTBDC	bit 1313 default 1	bit 1313 default 1
DTRDBITR	bit 1514 default 2	bit 1514 default 2
DTDBS	bit 1916 default 0	bit 1916 default 0
DTDEN	bit 2020 default 0	bit 2020 default 0
DTDSTP	bit 2121 default 0	bit 2121 default 0
DTEXD	bit 2222 default 0	bit 2222 default 0
RESERVED_23	bit 2323 default 0	
DTDRS	bit 2524 default 0	bit 2524 default 0
RESERVED_27_26	bit 2726 default 0	bit 2726 default 0
RFSHDT	bit 3128 default 8	bit 3128 default 8
DTEXG		bit 2323 default 0

## DTCR1

Field	lan966x	lan969x	sparx5
BSTEN		bit 00 default 1	bit 00 default 1
RDLVLEN		bit 11 default 1	bit 11 default 1
RDPRMBL_TRN		bit 22 default 1	bit 22 default 1
RESERVED_3		bit 33 default 0	bit 33 default 0

RDLVLGS	bit 64 default 3	bit 64 default 3
RESERVED_7	bit 77 default 0	bit 77 default 0
RDLVLGDIFF	bit 108 default 2	bit 108 default 2
WLVLDPRD	bit 1111 default 1	
DTRANK	bit 1312 default 0	bit 1312 default 0
RESERVED_15_14	bit 1514 default 0	bit 1514 default 0
RANKEN	bit 1716 default 3	bit 1716 default 3
RANKEN_RSVD	bit 3118 default 0	bit 3118 default 0
RESERVED_11		bit 1111 default 0

Field	lan966x	lan969x	sparx5
TRC	bit 3126 default 50		
TRRD	bit 2522 default 7	bit 2924 default 7	bit 2924 default 7
TRAS	bit 2116 default 36	bit 2216 default 36	bit 2216 default 36
TRCD	bit 1512 default 14		
TRP	bit 118 default 14	bit 148 default 14	bit 148 default 14
TWTR	bit 74 default 8		
TRTP	bit 30 default 8	bit 30 default 8	bit 30 default 8
RESERVED_7_4		bit 74 default 0	bit 74 default 0
RESERVED_15		bit 1515 default 0	bit 1515 default 0

RESERVED_23	bit 2323 default 0	bit 2323 default 0
RESERVED_31_30	bit 3130 default 0	bit 3130 default 0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TAON_OFF_D	bit 3130 default 0		
TWLO	bit 2926 default 8		
TWLMRD	bit 2520 default 40	bit 2924 default 40	bit 2924 default 40
TRFC	bit 1911 default 374		
TFAW	bit 105 default 38	bit 2316 default 38	bit 2316 default 38
TMOD	bit 42 default 4	bit 108 default 4	bit 108 default 4
TMRD	bit 10 default 2	bit 40 default 6	bit 40 default 6
RESERVED_7_5		bit 75 default 0	bit 75 default 0
RESERVED_15_11		bit 1511 default 0	bit 1511 default 0
RESERVED_31_30		bit 3130 default 0	bit 3130 default 0

# DTPR2

Field	lan966x	lan969x	sparx5
TCCD	bit 3131 default 0		
TRTW	bit 3030 default 0	bit 2828 default 0	bit 2828 default 0

TRTODT	bit 2929 default 0	bit 2424 default 0	bit 2424 default 0
TDLLK	bit 2819 default 512		
TCKE	bit 1815 default 6	bit 1916 default 6	bit 1916 default 6
TXP	bit 1410 default 26		
TXS	bit 90 default 512	bit 90 default 512	bit 90 default 512
RESERVED_15_10		bit 1510 default 0	bit 1510 default 0
RESERVED_23_20		bit 2320 default 0	bit 2320 default 0
RESERVED_27_25		bit 2725 default 0	bit 2725 default 0
RESERVED_31_29		bit 3129 default 0	bit 3129 default 0

Field	lan966x	lan969x	sparx5
TDQSCK		bit 20 default 1	bit 20 default 1
RESERVED_7_3		bit 73 default 0	bit 73 default 0
TDQSCKMAX		bit 108 default 1	bit 108 default 1
RESERVED_15_11		bit 1511 default 0	bit 1511 default 0
TDLLK		bit 2516 default 384	bit 2516 default 384
TCCD		bit 2826 default 0	bit 2826 default 0
TOFDX		bit 3129 default 0	bit 3129 default 0

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
TXP		bit 40 default 26	bit 40 default 26
RESERVED_7_5		bit 75 default 0	bit 75 default 0
TWLO		bit 118 default 8	bit 118 default 8
RESERVED_15_12		bit 1512 default 0	bit 1512 default 0
TRFC		bit 2516 default 374	bit 2516 default 374
RESERVED_27_26		bit 2726 default 0	bit 2726 default 0
TAOND_TAOFD		bit 2928 default 0	bit 2928 default 0
RESERVED_31_30		bit 3130 default 0	bit 3130 default 0

#### DTPR5

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
TWTR		bit 40 default 8	bit 40 default 8
RESERVED_7_5		bit 75 default 0	bit 75 default 0
TRCD		bit 148 default 14	bit 148 default 14
RESERVED_15		bit 1515 default 0	bit 1515 default 0
TRC		bit 2316 default 50	bit 2316 default 50
RESERVED_31_24		bit 3124 default 0	bit 3124 default 0

## **DXCCR**

Field	lan966x	lan969x	sparx5
DDPDRCDO	bit 3128 default 4		
DDPDDCDO	bit 2724 default 4		
DYNDXPDR	bit 2323 default 0		
DYNDXPDD	bit 2222 default 0		
UDQIOM	bit 2121 default 0	bit 2121 default 0	bit 2121 default 0
UDQPDR	bit 2020 default 1		
UDQPDD	bit 1919 default 1		
UDQODT	bit 1818 default 0		
MSBUDQ	bit 1715 default 0	bit 1715 default 0	bit 1715 default 0
DQSNRES	bit 129 default 12	bit 129 default 12	bit 129 default 12
DQSRES	bit 85 default 4	bit 85 default 4	bit 85 default 4
DXPDR	bit 44 default 0		
DXPDD	bit 33 default 0		
MDLEN	bit 22 default 1	bit 22 default 1	bit 22 default 1
DXIOM	bit 11 default 0	bit 11 default 0	bit 11 default 0
DXODT	bit 00 default 0	bit 00 default 0	bit 00 default 0
DQSGLB		bit 43 default 0	bit 43 default 0
DXSR		bit 1413 default 0	bit 1413 default 0
RESERVED_19_18		bit 1918 default 0	
QSCNTENCTL		bit 2020 default 0	

QSCNTEN	bit 2222 default 1	bit 2222 default 1
DXDCCBYP	bit 2323 default 1	bit 2323 default 1
RESERVED_28_24	bit 2824 default 0	bit 2824 default 0
RKLOOP	bit 2929 default 1	bit 2929 default 1
X4DQSMD	bit 3030 default 0	bit 3030 default 0
X4MODE	bit 3131 default 0	bit 3131 default 0
RESERVED_20_18		bit 2018 default 0

# ECCCFG0

Field	lan966x	lan969x	sparx5
ECC_REGION_MAP_GRANU	bit 3130 default 0	bit 3130 default 0	
ECC_REGION_MAP_OTHER	bit 2929 default 0	bit 2929 default 0	
ECC_AP_ERR_THRESHOLD	bit 2424 default 0	bit 2424 default 0	
BLK_CHANNEL_IDLE_TIME_X32	bit 2116 default 63	bit 2116 default 63	
ECC_REGION_MAP	bit 148 default 127	bit 148 default 127	
ECC_REGION_REMAP_EN	bit 77 default 0	bit 77 default 0	
ECC_AP_EN	bit 66 default 1	bit 66 default 1	
DIS_SCRUB	bit 44 default 0	bit 44 default 0	bit 44 default 0
ECC_MODE	bit 20 default 0	bit 20 default 0	bit 20 default 0

#### INIT0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
SKIP_DRAM_INIT	bit 3130 default	bit 3130 default	bit 3130 default
	0	0	0
POST_CKE_X1024	bit 2516 default	bit 2516 default	bit 2516 default
	2	2	2
PRE_CKE_X1024	bit 110 default	bit 110 default	bit 110 default
	78	78	78

#### INIT1

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DRAM_RSTN_X1024	bit 2416 default 0	bit 2416 default 0	bit 2416 default 0
PRE_OCD_X32	bit 30 default 0	bit 30 default 0	bit 30 default 0

#### INIT3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
MR	bit 3116 default	bit 3116 default	bit 3116 default
	0	0	0
EMR	bit 150 default	bit 150 default	bit 150 default
	1296	1296	1296

## INIT4

Field	lan966x	lan969x	sparx5
EMR2	bit 3116 default 0	bit 3116 default 0	bit 3116 default 0
EMR3	bit 150 default 0	bit 150 default 0	bit 150 default 0

#### INIT5

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DEV_ZQINIT_X32	bit 2316 default 16	bit 2316 default 16	bit 2316 default 16
MAX_AUTO_INIT_X1024			bit 90 default 4

#### INIT6

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
MR5		bit 150 default 0	bit 150 default 0
MR4		bit 3116 default 0	bit 3116 default 0

#### INIT7

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
MR6		bit 150 default 0	bit 150 default 0

#### MR<sub>0</sub>

Field	lan966x	lan969x	sparx5
RSVD_15_13	bit 1513 default 0	bit 1513 default 0	bit 1513 default 0
PD	bit 1212 default 0	bit 1212 default 0	bit 1212 default 0
WR	bit 119 default 5	bit 119 default 5	bit 119 default 5
DR	bit 88 default 0	bit 88 default 0	bit 88 default 0
TM	bit 77 default 0	bit 77 default 0	bit 77 default 0
CL_6_4	bit 64 default 5	bit 64 default 5	bit 64 default 5

BT	bit 33 default 0	bit 33 default 0	bit 33 default 0
CL_2	bit 22 default 0	bit 22 default 0	bit 22 default 0
BL	bit 10 default 2	bit 10 default 2	bit 10 default 2
RESERVED_31_16		bit 3116 default 0	bit 3116 default 0

MR1
Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
RSVD_15_13	bit 1513 default 0	bit 1513 default 0	bit 1513 default 0
QOFF	bit 1212 default 0	bit 1212 default 0	bit 1212 default 0
TDQS	bit 1111 default 0	bit 1111 default 0	bit 1111 default 0
RSVD_10	bit 1010 default 0	bit 1010 default 0	bit 1010 default 0
RTT_9	bit 99 default 0	bit 99 default 0	bit 99 default 0
DE_RSVD_8	bit 88 default 0		
LEVEL	bit 77 default 0	bit 77 default 0	bit 77 default 0
RTT_6	bit 66 default 0	bit 66 default 0	bit 66 default 0
DIC_5	bit 55 default 0	bit 55 default 0	bit 55 default 0
AL	bit 43 default 0	bit 43 default 0	bit 43 default 0
RTT_2	bit 22 default 0	bit 22 default 0	bit 22 default 0
DIC_1	bit 11 default 0	bit 11 default 0	bit 11 default 0
DE	bit 00 default 0	bit 00 default 0	bit 00 default 0
RSVD_8		bit 88 default 0	bit 88 default 0
RESERVED_31_16		bit 3116 default 0	bit 3116 default 0

## MR2

Field	lan966x	lan969x	sparx5
RSVD_15_11	bit 1511 default 0	bit 1511 default 0	bit 1511 default 0
RTT_WR	bit 109 default 0	bit 109 default 0	bit 109 default 0
RSVD_8	bit 88 default 0	bit 88 default 0	bit 88 default 0
SRT	bit 77 default 0	bit 77 default 0	bit 77 default 0
ASR	bit 66 default 0	bit 66 default 0	bit 66 default 0
CWL	bit 53 default 0	bit 53 default 0	bit 53 default 0
PASR	bit 20 default 0	bit 20 default 0	bit 20 default 0
RESERVED_31_16		bit 3116 default 0	bit 3116 default 0

#### MR3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
RSVD_15_3	bit 153 default 0	bit 153 default 0	bit 153 default 0
MPR	bit 22 default 0	bit 22 default 0	bit 22 default 0
MPRLOC	bit 10 default 0	bit 10 default 0	bit 10 default 0
RESERVED_31_16		bit 3116 default 0	bit 3116 default 0

#### MR4

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
RSVD_15_0		bit 150 default 0	bit 150 default 0
RESERVED_31_16		bit 3116 default 0	bit 3116 default 0

## MR5

Field	lan966x	lan969x	sparx5
-------	---------	---------	--------

RSVD_15_0	bit 150 default 1024	bit 150 default 1024
RESERVED_31_16	bit 3116 default 0	bit 3116 default 0

#### MR6

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
RSVD_15_0		bit 150 default 1024	bit 150 default 1024
RESERVED_31_16		bit 3116 default 0	bit 3116 default 0

## **MSTR**

Field	lan966x	lan969x	sparx5
ACTIVE_RANKS	bit 2524	bit 2524	bit 2524
	default 3	default 3	default 3
BURST_RDWR	bit 1916	bit 1916	bit 1916
	default 4	default 4	default 4
DLL_OFF_MODE	bit 1515	bit 1515	bit 1515
	default 0	default 0	default 0
DATA_BUS_WIDTH	bit 1312	bit 1312	bit 1312
	default 0	default 0	default 0
EN_2T_TIMING_MODE	bit 1010	bit 1010	bit 1010
	default 0	default 0	default 0
BURSTCHOP	bit 99 default 0	bit 99 default 0	bit 99 default 0
DDR3	bit 00 default 1	bit 00 default 1	bit 00 default 1
DDR4		bit 44 default 0	bit 44 default 0
GEARDOWN_MODE		bit 1111 default 0	bit 1111 default 0

DEVICE_CONFIG	bit 3130 default 0	bit 3130 default 0
LPDDR2		bit 22 default 0
LPDDR3		bit 33 default 0

#### **ODTCFG**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
WR_ODT_HOLD	bit 2724 default 4	bit 2724 default 4	bit 2724 default 4
WR_ODT_DELAY	bit 2016 default 0	bit 2016 default 0	bit 2016 default 0
RD_ODT_HOLD	bit 118 default 4	bit 118 default 4	bit 118 default 4
RD_ODT_DELAY	bit 62 default 0	bit 62 default 0	bit 62 default 0

#### **PCCFG**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
BL_EXP_MODE	bit 88 default 0	bit 88 default 0	bit 88 default 0
PAGEMATCH_LIMIT	bit 44 default 0	bit 44 default 0	bit 44 default 0
GO2CRITICAL_EN	bit 00 default 0	bit 00 default 0	bit 00 default 0

## PGCR2

Field	lan966x	lan969x	sparx5
DYNACPDD	bit 3131 default 0		
LPMSTRC0	bit 3030 default 0		
ACPDDC	bit 2929 default 0		

SHRAC	bit 2828 default 0		
DTPMXTMR	bit 2720 default 15	bit 2720 default 0	bit 2720 default 0
FXDLAT	bit 1919 default 0	bit 1919 default 0	bit 1919 default 0
NOBUB	bit 1818 default 0		
TREFPRD	bit 170 default 74880	bit 170 default 74880	bit 170 default 74880
CSNCIDMUX		bit 1818 default 0	bit 1818 default 0
FXDLATINCR		bit 2828 default 0	bit 2828 default 0
RFSHMODE		bit 3029 default 0	bit 3029 default 0
RESERVED_31		bit 3131 default 0	bit 3131 default 0

## PTR0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TPLLPD	bit 3121 default	bit 3121 default	bit 3121 default
	534	534	534
TPLLGS	bit 206 default	bit 206 default	bit 206 default
	2134	2134	2134
TPHYRST	bit 50 default 16	bit 50 default 16	bit 50 default 16

# PTR1

Field	lan966x	lan969x	sparx5
TPLLLOCK	bit 3116 default	bit 3115 default	bit 3115 default
	53334	53334	53334
TPLLRST	bit 120 default	bit 120 default	bit 120 default
	4800	4800	4800

RESERVED_14_13	bit 1413 default 0	bit 1413 default 0	

#### PTR2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TWLDLYS	bit 1915 default 16	bit 1915 default 16	bit 1915 default 16
TCALH	bit 1410 default 15	bit 1410 default 15	bit 1410 default 15
TCALS	bit 95 default 15	bit 95 default 15	bit 95 default 15
TCALON	bit 40 default 15	bit 40 default 15	bit 40 default 15
RESERVED_31_20		bit 3120 default 0	bit 3120 default 0

#### PTR3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TDINIT1	bit 2920 default	bit 2920 default	bit 2920 default
	384	384	384
TDINITO	bit 190 default	bit 190 default	bit 190 default
	533334	533334	533334
RESERVED_31_30		bit 3130 default 0	bit 3130 default 0

#### PTR4

Field	lan966x	lan969x	sparx5
TDINIT3	bit 2718 default	bit 2818 default	bit 2818 default
	683	800	800
TDINIT2	bit 170 default	bit 170 default	bit 170 default
	213334	213334	213334
RESERVED_31_29		bit 3129 default 0	bit 3129 default 0

#### **PWRCTL**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DIS_CAM_DRAIN_SELFREF	bit 77	bit 77	bit 77
	default 0	default 0	default 0
SELFREF_SW	bit 55	bit 55	bit 55
	default 0	default 0	default 0
EN_DFI_DRAM_CLK_DISABLE	bit 33	bit 33	bit 33
	default 0	default 0	default 0
POWERDOWN_EN	bit 11	bit 11	bit 11
	default 0	default 0	default 0
SELFREF_EN	bit 00	bit 00	bit 00
	default 0	default 0	default 0
MPSM_EN		bit 44 default 0	bit 44 default 0
DEEPPOWERDOWN_EN			bit 22 default 0

#### **RFSHCTL0**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
REFRESH_MARGIN	bit 2320 default 2	bit 2320 default 2	bit 2320 default 2
REFRESH_TO_X1_X32	bit 1612 default 16	bit 1612 default 16	
REFRESH_BURST	bit 94 default 0	bit 94 default 0	bit 84 default 0
PER_BANK_REFRESH			bit 22 default 0
REFRESH_TO_X32			bit 1612 default 16

#### RFSHCTL3

Field	lan966x	lan969x	sparx5
-------	---------	---------	--------

REFRESH_UPDATE_LEVEL	bit 11 default	bit 11 default	bit 11 default
	0	0	0
DIS_AUTO_REFRESH	bit 00 default	bit 00 default	bit 00 default
	0	0	0
REFRESH_MODE		bit 64 default 0	bit 64 default 0

#### **RFSHTMG**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_RFC_NOM_X1_X32	bit 2716 default 98	bit 2716 default 98	
T_RFC_MIN	bit 90 default 140	bit 90 default 140	bit 90 default 140
LPDDR3_TREFBW_EN			bit 1515 default 0
T_RFC_NOM_X32			bit 2716 default 98

#### SCHCR1

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
RESERVED_1_0		bit 10 default 0	bit 10 default 0
ALLRANK		bit 22 default 0	bit 22 default 0
RESERVED_3		bit 33 default 0	bit 33 default 0
SCBK		bit 54 default 0	bit 54 default 0
SCBG		bit 76 default 0	bit 76 default 0
SCADDR		bit 278 default 0	bit 278 default 0
SCRNK		bit 3128 default 0	bit 3128 default 0

# **ZQ0PR**

Field	lan966x	lan969x	sparx5
RESERVED_7_0		bit 70 default	
ZPROG_ASYM_DRV_PU		bit 118 default 11	bit 118 default 11
ZPROG_ASYM_DRV_PD		bit 1512 default 11	bit 1512 default 11
ZPROG_PU_ODT_ONLY		bit 1916 default 7	bit 1916 default 7
PU_DRV_ADJUST		bit 2120 default 0	bit 2120 default 0
PD_DRV_ADJUST		bit 2322 default 0	bit 2322 default 0
RESERVED_27_24		bit 2724 default 0	
PU_ODT_ONLY		bit 2828 default 0	
ZSEGBYP		bit 2929 default 0	
ODT_ZDEN		bit 3030 default 0	
DRV_ZDEN		bit 3131 default 0	
ZQDIV			bit 70 default 123
ZCTRL_UPPER			bit 2724 default 0
RESERVED_31_28			bit 3128 default 0

# ZQ1PR

Field	lan966x	lan969x	sparx5
RESERVED_7_0		bit 70 default 0	

ZPROG_ASYM_DRV_PU	bi	it 118 default 11	bit 118 default 11
ZPROG_ASYM_DRV_PD		bit 1512 default 11	bit 1512 default 11
ZPROG_PU_ODT_ONLY		bit 1916 default 7	bit 1916 default 7
PU_DRV_ADJUST		bit 2120 default 0	bit 2120 default 0
PD_DRV_ADJUST		bit 2322 default 0	bit 2322 default 0
RESERVED_27_24		bit 2724 default 0	
PU_ODT_ONLY		bit 2828 default 0	
ZSEGBYP		bit 2929 default 0	
ODT_ZDEN		bit 3030 default 0	
DRV_ZDEN		bit 3131 default 0	
ZQDIV			bit 70 default 123
ZCTRL_UPPER			bit 2724 default 0
RESERVED_31_28			bit 3128 default 0

# ZQ2PR

Field	lan966x	lan969x	sparx5
RESERVED_7_0		bit 70 default 0	
ZPROG_ASYM_DRV_PU		bit 118 default 0	bit 118 default 11
ZPROG_ASYM_DRV_PD		bit 1512 default 0	bit 1512 default 11

ZPROG_PU_ODT_ONLY	bit 1916 default 0	bit 1916 default 7
PU_DRV_ADJUST	bit 2120 default 0	bit 2120 default 0
PD_DRV_ADJUST	bit 2322 default 0	bit 2322 default 0
RESERVED_27_24	bit 2724 default 0	
PU_ODT_ONLY	bit 2828 default 0	
ZSEGBYP	bit 2929 default 0	
ODT_ZDEN	bit 3030 default 0	
DRV_ZDEN	bit 3131 default 0	
ZQDIV		bit 70 default 123
ZCTRL_UPPER		bit 2724 default 0
RESERVED_31_28		bit 3128 default 0

# **ZQCR**

Field	lan966x	lan969x	sparx5
RESERVED_0		bit 00 default 0	bit 00 default 0
TERM_OFF		bit 11 default 0	bit 11 default 0
ZQPD		bit 22 default 0	bit 22 default 0
RESERVED_7_3		bit 73 default 0	bit 73 default 0
PGWAIT		bit 108 default 5	bit 108 default 5

ZCALT	t 1311 efault 1	bit 1311 default 1
AVGMAX	t 1514 efault 2	bit 1514 default 2
AVGEN	t 1616 efault 1	bit 1616 default 1
IODLMT	t 2417 efault 2	bit 2317 default 2
RESERVED_26_25	t 2625 efault 0	
FORCE_ZCAL_VT_UPDATE	t 2727 efault 0	bit 2727 default 0
RESERVED_31_28	t 3128 efault 0	
ASYM_DRV_EN		bit 2424 default 0
PU_ODT_ONLY		bit 2525 default 0
DIS_NON_LIN_COMP		bit 2626 default 1
ZCTRL_UPPER		bit 3128 default 0

# References

• [1] DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) Databook