

DDR configuration tool for Microchip platforms

Technical Note

CONFIDENTIAL

TERMS and ABBREVIATIONS

HIF Host Interface	
ODT On-Die Termination	
PUB PHY utility block	
SoC System on a Chip	

Requirements

The tools are developed using the ruby scripting language, which must be available.

The scripts may run under both Linux or Windows. The Windows environment may require installing the WSL2 package to emulate Linux.

Supported platforms

This tool is supported form the following target SoC platforms:

- sparx5 (ARMv8 A53 dual-core)
- lan966x (ARMV7 A7 single-core)
- lan969x (ARMv8 A53 single-core)

Introduction

This software package contain a set of tools that can create DDR configurations specific to a target platform and board design. A board design defines the physical DDR memory system, such that the DDR controller needs a carefully crafted configuration to ensure a stable and effective operation.

The DDR controller supported is the *Synopsis uMCTL2* DesignWare component, accompanied with a *Synopsis PHY Utility Block*.

The supported platforms all use DDR3 or DDR3 + DDR4.

Workflow

The tool works by accepting a *configuration profile* as input, which can be transformed into a compact representation of the many configuration options the target, **specifically** generated for a given platform and board.

The output configuration may be represented in different formats, depending on the target platform.


The different formats are:

format	platform	comments
source	lan966x	The configuration is output to "C" code, and compiled into the target firmware.
devicetree	lan969x, sparx5	The configuration is output to device-tree format, which is added to a a target image (as a separate entity).
yaml	-none-	The configuration is stored in YAML format. The format can be used for documentation purposes as well as for comparing with other configurations.

The output representation is dictated by the target implementation of the actual target system DDR driver operating environment. Specifically, 'device tree' support may not be available on a given target (Example: lan966x).

The workflow of working with the DDR configuration is illustrated below:

Host environment



Configuration parameters

At the top level, the following user-level parameters are available:

Keyword	Туре	Description
platform	sparx5 lan966x lan969x	The name of the target platform SoC
clock_speed	integer	The clock speed of the DDR data bus. See later.

Keyword	Туре	Description
mem_size	integer	Total Memory Size (in Mbytes)
mem_type	DDR3 DDR4	The DDR memory type of the equipped DDR devices.
device_bus_width	x8 x16	Bus width of the equipped DDR devices. x8 support is experimental.
active_ranks	integer	The number of (active) ranks in the memory topology.
ecc_mode	0 4	The ECC mode to employ. ECC mode 0 implies ECC is disabled, mode 4 is "sec/ded over 1 beat"
mem_profile	string	The filename of a file defining DDR memory address generation. See later.
_2T_mode	boolean	Whether 2T timing should be used
board	string	The filename of file containing board specific tuning parameters. See later.

Clock speed.

The *clock speed* affects a lot of the calculated parameters for the memory controller.

Whether or not the clock speed can be changed or not, depends on the target system (and the actual driver implementation).

The current state of the clock speed is described below.

Platform	Supported clocks	Notes
sparx5	2500 2000 1667 1250	NB: DDR4 will only work at 1667 Mhz
lan966x	1200	Fixed clock
lan969x	2400	Fixed clock

Memory profile parameter mem_profile

In order to define the way HIF addresses are used to select ranks, groups and DDR devices, a separate YAML file is used. This configuration file may be used by several configurations (board designs) using similar physical DDR topology.

The *mem_profile* file defines the so-called "address map" registers (and sub-fields). An example is given below.

Note: The registers and sub-fields vary a little between platforms, so not all registers apply to all supported platforms. Refer to [1], section "2.11: Address Mapper".

Address map definition example

```
addrmap0:
  ADDRMAP_CS_BIT0: 31
addrmap1:
 ADDRMAP_BANK_B0: 24
  ADDRMAP_BANK_B1: 24
  ADDRMAP BANK B2: 24
addrmap2:
  ADDRMAP_COL_B2: 0
  ADDRMAP_COL_B3: 0
  ADDRMAP_COL_B4: 0
  ADDRMAP COL B5: 0
addrmap3:
  ADDRMAP COL B6: 0
  ADDRMAP_COL_B7: 0
  ADDRMAP_COL_B8: 0
  ADDRMAP COL B9: 0
addrmap4:
  ADDRMAP_COL_B10: 31
  ADDRMAP_COL_B11: 31
addrmap5:
  ADDRMAP_ROW_B0: 4
  ADDRMAP_ROW_B1: 4
  ADDRMAP_ROW_B2_10: 4
  ADDRMAP ROW B11: 4
addrmap6:
  ADDRMAP ROW B12: 4
  ADDRMAP ROW B13: 4
  ADDRMAP ROW B14: 4
  ADDRMAP_ROW_B15: 4
  LPDDR3_6GB_12GB: 0
addrmap7:
  ADDRMAP_ROW_B16: 15
  ADDRMAP_ROW_B17: 15
addrmap8:
  ADDRMAP_BG_B0: 63
  ADDRMAP_BG_B1: 63
```

Memory profile parameter board

In order to control memory settings relating to <code>ODT</code> and general board tuning, this file can be used to define <code>all</code> parameters where a specific is needed which is different from the default or by this tool calculated value. As such, this file can be used to override specific parameters.

Board file example (lan966x)

```
dfitmg0:
    DFI_T_CTRL_DELAY: 4
    DFI_RDDATA_USE_DFI_PHY_CLK: 0
    DFI_T_RDDATA_EN: 3
    DFI_WRDATA_USE_DFI_PHY_CLK: 0
    DFI_TPHY_WRDATA: 1
    DFI_TPHY_WRDATA: 2
mr1:
    RTT_2: 1
```

All supported registers and sub-fields can be defined. See the full list of supported registers below.

Generating a DDR configuration file

When generating a DDR configuration file, you will be using the ./scripts/gen_cfg.rb script, and supplying the input profile file name as the first argument.

cfg_gen.rb argument syntax

An example run could be:

cfg gen.rb example run

```
./scripts/gen_cfg.rb -f source configs/profiles/lan969x.yaml > config.c
```

And the output would be:

```
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries.
 */
#include <ddr_config.h>
const struct ddr_config lan969x_ddr_config = {
        .info = {
                 .name = "lan969x 2023-02-27-14:45:24 d66calfcclec-dirty",
                 .speed = 2400,
                 .size = 0 \times 40000000,
                 .bus_width = 16,
        },
         .main = {
                 .crcparctl1 = 0x00001000,
                 .dbictl = 0 \times 00000001,
                 .dfimisc = 0 \times 00000040,
                 .dfitmg0 = 0x038c820a,
                 .dfitmg1 = 0 \times 00040201,
                 .dfiupd0 = 0x40400003,
                 .dfiupd1 = 0 \times 004000ff,
                 .eccfg0 = 0x003f7f40,
                 .init0 = 0x00020248,
                 .init1 = 0x00e80000,
                 .init3 = 0x0a340501,
                 .init4 = 0x00180200,
                 .init5 = 0x00110000,
                 .init6 = 0 \times 00000400,
                 .init7 = 0x00000899,
                 .mstr = 0x81040010,
                 .pccfg = 0 \times 000000000,
                 .pwrctl = 0 \times 000000000,
                 .rfshctl0 = 0x00210010,
                 .rfshctl3 = 0x000000000,
        },
         .timing = {
                 .dramtmg0 = 0x11132913,
                 .dramtmg1 = 0x0004051b,
                 .dramtmg12 = 0x1a000010,
                 .dramtmg2 = 0x0608050d,
                 .dramtmg3 = 0x0000400c,
                 .dramtmg4 = 0x08030409,
                 .dramtmg5 = 0x07070404,
                 .dramtmg8 = 0x05040c07,
                 .dramtmg9 = 0x0003040a,
                 .odtcfg = 0 \times 06000610,
                 .rfshtmg = 0x006200d3,
        },
         .mapping = {
                 .addrmap0 = 0 \times 0000001f,
                 .addrmap1 = 0x003f1818,
```

```
.addrmap2 = 0 \times 000000000,
                  .addrmap3 = 0 \times 000000000,
                  .addrmap4 = 0 \times 00001f1f,
                  .addrmap5 = 0 \times 04040404,
                  .addrmap6 = 0 \times 04040404,
                   .addrmap7 = 0 \times 000000 f0 f,
                   .addrmap8 = 0 \times 00003f1a,
         },
         .phy = {
                  .dcr = 0x0000040c,
                  .dsqcr = 0x0064401b,
                  .dtcr0 = 0x8000b0cf,
                  .dtcr1 = 0x00010a37,
                  .dxccr = 0x00c01884,
                  .pgcr2 = 0x000147a2,
                  .schcr1 = 0x000000000,
                  .zq0pr = 0x0007bb00,
                  .zq1pr = 0x0007bb00,
                  .zq2pr = 0x00000000,
                  .zqcr = 0x00058f00,
         },
         .phy_timing = {
                  .dtpr0 = 0x0827100a,
                  .dtpr1 = 0x28250119,
                  .dtpr2 = 0x000701b1,
                  .dtpr3 = 0x03000101,
                  .dtpr4 = 0x01a50808,
                  .dtpr5 = 0x00361009,
                  .mr0 = 0 \times 000000a34,
                  .mr1 = 0 \times 00000501,
                  .mr2 = 0x00000018,
                  .mr3 = 0 \times 00000200,
                  .mr4 = 0 \times 00000800,
                  .mr5 = 0 \times 00000400,
                  .mr6 = 0 \times 00000899,
                  .ptr0 = 0x4ae25710,
                  .ptr1 = 0x74f4950e,
                  .ptr2 = 0x00083def,
                  .ptr3 = 0x1b192000,
                  .ptr4 = 0x1003a000,
         },
};
```

Some platforms use the alternative devicetree format, but the procedure is the same as for C source.

You can also use the <code>yaml</code> format. It is especially useful for comparing alternate configurations using the $diff_cfg.rb$ script. YAML configurations can also be output to source or devicetree configurations later with the $fmt_cfg.rb$ script.

Supported DDR configuration registers

The supported DDR configuration registers are a subset of the full UMCTL2 DDR controller registers. The registers supported in this tool have been identified to contain options that typically may need customization.

The configuration register set is currently different for the lan966x and the lan969x/sparx5 driver, due to differences in the base IP version and IP configuration parameters.

register	lan966x	lan969x	sparx5
ADDRMAP0	yes	yes	yes
ADDRMAP1	yes	yes	yes
ADDRMAP2	yes	yes	yes
ADDRMAP3	yes	yes	yes
ADDRMAP4	yes	yes	yes
ADDRMAP5	yes	yes	yes
ADDRMAP6	yes	yes	yes
ADDRMAP7	no	yes	yes
ADDRMAP8	no	yes	yes
CRCPARCTL1	no	yes	yes
DBICTL	no	yes	yes
DCR	yes	yes	yes
DFIMISC	yes	yes	yes
DFITMG0	yes	yes	yes
DFITMG1	yes	yes	yes
DFIUPD0	yes	yes	yes
DFIUPD1	yes	yes	yes
DRAMTMG0	yes	yes	yes
DRAMTMG1	yes	yes	yes
DRAMTMG12	no	yes	yes
DRAMTMG2	yes	yes	yes

DRAMTMG3	yes	yes	yes
DRAMTMG4	yes	yes	yes
DRAMTMG5	yes	yes	yes
DRAMTMG8	yes	yes	yes
DRAMTMG9	no	yes	yes
DSGCR	yes	yes	yes
DTCR	yes	no	no
DTCR0	no	yes	yes
DTCR1	no	yes	yes
DTPR0	yes	yes	yes
DTPR1	yes	yes	yes
DTPR2	yes	yes	yes
DTPR3	no	yes	yes
DTPR4	no	yes	yes
DTPR5	no	yes	yes
DXCCR	yes	yes	yes
ECCCFG0	yes	yes	yes
INIT0	yes	yes	yes
INIT1	yes	yes	yes
INIT3	yes	yes	yes
INIT4	yes	yes	yes
INIT5	yes	yes	yes
INIT6	no	yes	yes
INIT7	no	yes	yes
MR0	yes	yes	yes
MR1	yes	yes	yes
MR2	yes	yes	yes

MR3	yes	yes	yes
MR4	no	yes	yes
MR5	no	yes	yes
MR6	no	yes	yes
MSTR	yes	yes	yes
ODTCFG	yes	yes	yes
PCCFG	yes	yes	yes
PGCR2	yes	yes	yes
PTR0	yes	yes	yes
PTR1	yes	yes	yes
PTR2	yes	yes	yes
PTR3	yes	yes	yes
PTR4	yes	yes	yes
PWRCTL	yes	yes	yes
RFSHCTL0	yes	yes	yes
RFSHCTL3	yes	yes	yes
RFSHTMG	yes	yes	yes
SCHCR1	no	yes	yes
ZQ0CR0	yes	no	no
ZQ0CR1	yes	no	no
ZQ0PR	no	yes	yes
ZQ1CR0	yes	no	no
ZQ1CR1	yes	no	no
ZQ1PR	no	yes	yes
ZQ2PR	no	yes	yes
ZQCR	no	yes	yes

Register fields below are given including start and end bits. The value following in parenthesis is the default value.

ADDRMAP0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_CS_BIT0	bit 40 (0)	bit 40 (0)	bit 40 (0)

ADDRMAP1

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_BANK_B2	bit 516 (0)	bit 516 (0)	bit 516 (0)
ADDRMAP_BANK_B1	bit 58 (0)	bit 58 (0)	bit 58 (0)
ADDRMAP_BANK_B0	bit 50 (0)	bit 50 (0)	bit 50 (0)

ADDRMAP2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_COL_B5	bit 324 (0)	bit 324 (0)	bit 324 (0)
ADDRMAP_COL_B4	bit 316 (0)	bit 316 (0)	bit 316 (0)
ADDRMAP_COL_B3	bit 48 (0)	bit 48 (0)	bit 38 (0)
ADDRMAP_COL_B2	bit 30 (0)	bit 30 (0)	bit 30 (0)

ADDRMAP3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_COL_B9	bit 424 (0)	bit 424 (0)	bit 424 (0)
ADDRMAP_COL_B8	bit 416 (0)	bit 416 (0)	bit 416 (0)
ADDRMAP_COL_B7	bit 48 (0)	bit 48 (0)	bit 48 (0)
ADDRMAP_COL_B6	bit 40 (0)	bit 40 (0)	bit 30 (0)

ADDRMAP4

Field	lan966x	lan969x	sparx5
ADDRMAP_COL_B11	bit 48 (0)	bit 48 (0)	bit 48 (0)
ADDRMAP_COL_B10	bit 40 (0)	bit 40 (0)	bit 40 (0)

ADDRMAP5

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_ROW_B11	bit 324 (0)	bit 324 (0)	bit 324 (0)
ADDRMAP_ROW_B2_10	bit 316 (0)	bit 316 (0)	bit 316 (0)
ADDRMAP_ROW_B1	bit 38 (0)	bit 38 (0)	bit 38 (0)
ADDRMAP_ROW_B0	bit 30 (0)	bit 30 (0)	bit 30 (0)

ADDRMAP6

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_ROW_B15	bit 324 (0)	bit 324 (0)	bit 324 (0)
ADDRMAP_ROW_B14	bit 316 (0)	bit 316 (0)	bit 316 (0)
ADDRMAP_ROW_B13	bit 38 (0)	bit 38 (0)	bit 38 (0)
ADDRMAP_ROW_B12	bit 30 (0)	bit 30 (0)	bit 30 (0)
LPDDR3_6GB_12GB			bit 31 (0)

ADDRMAP7

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_ROW_B16		bit 30 (0)	bit 30 (0)
ADDRMAP_ROW_B17		bit 38 (0)	bit 38 (0)

ADDRMAP8

Field	lan966x	lan969x	sparx5
ADDRMAP_BG_B0		bit 50 (0)	bit 50 (0)
ADDRMAP_BG_B1		bit 58 (0)	bit 58 (0)

CRCPARCTL1

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
PARITY_ENABLE		bit 0 (0)	bit 0 (0)
CRC_ENABLE		bit 4 (0)	bit 4 (0)
CRC_INC_DM		bit 7 (0)	bit 7 (0)
CAPARITY_DISABLE_BEFORE_SR		bit 12 (1)	bit 12 (1)

DBICTL

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
DM_EN		bit 0 (1)	bit 0 (1)
WR_DBI_EN		bit 1 (0)	bit 1 (0)
RD_DBI_EN		bit 2 (0)	bit 2 (0)

DCR

Field	lan966x	lan969x	sparx5
UDIMM	bit 29 (0)	bit 29 (0)	bit 29 (0)
DDR2T	bit 28 (0)	bit 28 (0)	bit 28 (0)
NOSRA	bit 27 (0)	bit 27 (0)	bit 27 (0)
BYTEMASK	bit 710 (1)	bit 710 (1)	bit 710 (1)
MPRDQ	bit 7 (0)	bit 7 (0)	bit 7 (0)
PDQ	bit 24 (0)	bit 24 (0)	bit 24 (0)
DDR8BNK	bit 3 (1)	bit 3 (1)	bit 3 (1)

DDRMD	bit 20 (3)	bit 20 (3)	bit 20 (3)
DDRTYPE		bit 18 (0)	bit 18 (0)
RESERVED_26_18		bit 818 (0)	bit 818 (0)
UBG		bit 30 (0)	bit 30 (0)
RESERVED_31		bit 31 (0)	bit 31 (0)

DFIMISC

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DFI_FREQUENCY	bit 48 (0)	bit 48 (0)	bit 48 (0)
DFI_INIT_START	bit 5 (0)	bit 5 (0)	bit 5 (0)
CTL_IDLE_EN	bit 4 (0)	bit 4 (0)	bit 4 (0)
DFI_INIT_COMPLETE_EN	bit 0 (1)	bit 0 (1)	bit 0 (1)
PHY_DBI_MODE		bit 1 (0)	bit 1 (0)
DIS_DYN_ADR_TRI		bit 6 (1)	

DFITMG0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DFI_T_CTRL_DELAY	bit 424 (7)	bit 424 (7)	bit 424 (7)
DFI_RDDATA_USE_DFI_PHY_CLK	bit 23 (0)	bit 23 (0)	bit 23 (0)
DFI_T_RDDATA_EN	bit 616 (2)	bit 616 (2)	bit 616 (2)
DFI_WRDATA_USE_DFI_PHY_CLK	bit 15 (0)	bit 15 (0)	bit 15 (0)
DFI_TPHY_WRDATA	bit 58 (0)	bit 58 (0)	bit 58 (0)
DFI_TPHY_WRLAT	bit 50 (2)	bit 50 (2)	bit 50 (2)

DFITMG1

Field	lan966x	lan969x	sparx5	
-------	---------	---------	--------	--

DFI_T_PARIN_LAT	bit 124 (0)	bit 124 (0)	bit 124 (0)
DFI_T_WRDATA_DELAY	bit 416 (0)	bit 416 (0)	bit 416 (0)
DFI_T_DRAM_CLK_DISABLE	bit 48 (4)	bit 48 (4)	bit 48 (4)
DFI_T_DRAM_CLK_ENABLE	bit 40 (4)	bit 40 (4)	bit 40 (4)
DFI_T_CMD_LAT		bit 328 (0)	bit 328 (0)

DFIUPD0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DIS_AUTO_CTRLUPD	bit 31 (0)	bit 31 (0)	bit 31 (0)
DIS_AUTO_CTRLUPD_SRX	bit 30 (0)	bit 30 (0)	bit 30 (0)
CTRLUPD_PRE_SRX	bit 29 (0)	bit 29 (0)	bit 29 (0)
DFI_T_CTRLUP_MAX	bit 916 (64)	bit 916 (64)	bit 916 (64)
DFI_T_CTRLUP_MIN	bit 90 (3)	bit 90 (3)	bit 90 (3)

DFIUPD1

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DFI_T_CTRLUPD_INTERVAL_MIN_X1024	bit 716 (1)	bit 716 (1)	bit 716 (1)
DFI_T_CTRLUPD_INTERVAL_MAX_X1024	bit 70 (1)	bit 70 (1)	bit 70 (1)

DRAMTMG0

Field	lan966x	lan969x	sparx5
WR2PRE	bit 624 (15)	bit 624 (15)	bit 624 (15)
T_FAW	bit 516 (16)	bit 516 (16)	bit 516 (16)
T_RAS_MAX	bit 68 (27)	bit 68 (27)	bit 68 (27)
T_RAS_MIN	bit 50 (15)	bit 50 (15)	bit 50 (15)

DRAMTMG1

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_XP	bit 416 (8)	bit 416 (8)	bit 416 (8)
RD2PRE	bit 58 (4)	bit 58 (4)	bit 58 (4)
T_RC	bit 60 (20)	bit 60 (20)	bit 60 (20)

DRAMTMG12

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
T_MRD_PDA		bit 40 (16)	bit 40 (16)
T_WR_MPR		bit 524 (26)	

DRAMTMG2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
RD2WR	bit 58 (6)	bit 58 (6)	bit 58 (6)
WR2RD	bit 50 (13)	bit 50 (13)	bit 50 (13)
READ_LATENCY		bit 516 (5)	bit 516 (5)
WRITE_LATENCY		bit 524 (3)	bit 524 (3)

DRAMTMG3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_MRD	bit 512 (4)	bit 512 (4)	bit 512 (4)
T_MOD	bit 90 (12)	bit 90 (12)	bit 90 (12)
T_MRW			bit 920 (5)

DRAMTMG4

Field	lan966x	lan969x	sparx5
T_RCD	bit 424 (5)	bit 424 (5)	bit 424 (5)
T_CCD	bit 316 (4)	bit 316 (4)	bit 316 (4)
T_RRD	bit 38 (4)	bit 38 (4)	bit 38 (4)
T_RP	bit 40 (5)	bit 40 (5)	bit 40 (5)

DRAMTMG5

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_CKSRX	bit 324 (5)	bit 324 (5)	bit 324 (5)
T_CKSRE	bit 616 (5)	bit 716 (5)	bit 316 (5)
T_CKESR	bit 58 (4)	bit 78 (4)	bit 58 (4)
T_CKE	bit 40 (3)	bit 40 (3)	bit 40 (3)

DRAMTMG8

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_XS_DLL_X32	bit 68 (68)	bit 68 (68)	bit 68 (68)
T_XS_X32	bit 60 (5)	bit 60 (5)	bit 60 (5)
T_XS_ABORT_X32		bit 616 (3)	bit 616 (3)
T_XS_FAST_X32		bit 624 (3)	bit 624 (3)

DRAMTMG9

Field	lan966x	lan969x	sparx5
WR2RD_S		bit 50 (13)	bit 50 (13)
T_RRD_S		bit 38 (4)	bit 38 (4)
T_CCD_S		bit 216 (4)	bit 216 (4)
DDR4_WR_PREAMBLE		bit 30 (0)	bit 30 (0)

DSGCR

Field	lan966x	lan969x	sparx5
CKEOE	bit 31 (1)		
RSTOE	bit 30 (1)	bit 21 (1)	bit 21 (1)
ODTOE	bit 29 (1)		
СКОЕ	bit 28 (1)		
ODTPDD	bit 324 (0)		
CKEPDD	bit 320 (0)		
SDRMODE	bit 19 (0)	bit 119 (0)	bit 119 (0)
RRMODE	bit 18 (0)		
ATOAE	bit 17 (0)	bit 17 (0)	bit 17 (0)
DTOOE	bit 16 (0)	bit 16 (0)	bit 16 (0)
DTOIOM	bit 15 (0)	bit 15 (0)	bit 15 (0)
DTOPDR	bit 14 (1)	bit 14 (1)	bit 14 (1)
DTOPDD	bit 13 (1)		
DTOODT	bit 12 (0)	bit 12 (0)	bit 12 (0)
PUAD	bit 38 (4)	bit 38 (0)	bit 38 (0)
BRRMODE	bit 7 (0)		
DQSGX	bit 6 (0)	bit 16 (0)	bit 16 (0)
CUAEN	bit 5 (0)	bit 5 (0)	bit 5 (0)
LPPLLPD	bit 4 (1)	bit 4 (1)	bit 4 (1)
LPIOPD	bit 3 (1)	bit 3 (1)	bit 3 (1)
ZUEN	bit 2 (1)		
BDISEN	bit 1 (1)	bit 1 (1)	bit 1 (1)
PUREN	bit 0 (1)	bit 0 (1)	bit 0 (1)
CTLZUEN		bit 2 (0)	bit 2 (0)

RESERVED_13	bit 13 (0)	bit 13 (0)
WRRMODE	bit 18 (1)	bit 18 (1)
RRRMODE	bit 22 (1)	bit 22 (1)
PHYZUEN	bit 23 (0)	bit 23 (0)
LPACIOPD	bit 24 (0)	
RESERVED_31_25	bit 625 (0)	
RESERVED_31_24		bit 724 (0)

DTCR

Applies to: lan966x

Field	lan966x	lan969x	sparx5
RFSHDT	bit 328 (9)		
RANKEN	bit 324 (15)		
DTEXD	bit 22 (0)		
DTDSTP	bit 21 (0)		
DTDEN	bit 20 (0)		
DTDBS	bit 316 (0)		
DTWDQMO	bit 14 (0)		
DTBDC	bit 13 (1)		
DTWBDDM	bit 12 (1)		
DTWDQM	bit 38 (5)		
DTCMPD	bit 7 (1)		
DTMPR	bit 6 (0)		
DTRANK	bit 14 (0)		
DTRPTN	bit 30 (7)		

DTCR0

Field	lan966x	lan969x	sparx5
DTRPTN		bit 30 (7)	bit 30 (7)
RESERVED_5_4		bit 14 (0)	bit 14 (0)
DTMPR		bit 6 (0)	bit 6 (0)
DTCMPD		bit 7 (1)	bit 7 (1)
RESERVED_10_8		bit 28 (0)	bit 28 (0)
DTDBS4		bit 11 (0)	bit 11 (0)
DTWBDDM		bit 12 (1)	bit 12 (1)
DTBDC		bit 13 (1)	bit 13 (1)
DTRDBITR		bit 114 (2)	bit 114 (2)
DTDBS		bit 316 (0)	bit 316 (0)
DTDEN		bit 20 (0)	bit 20 (0)
DTDSTP		bit 21 (0)	bit 21 (0)
DTEXD		bit 22 (0)	bit 22 (0)
RESERVED_23		bit 23 (0)	
DTDRS		bit 124 (0)	bit 124 (0)
RESERVED_27_26		bit 126 (0)	bit 126 (0)
RFSHDT		bit 328 (8)	bit 328 (8)
DTEXG			bit 23 (0)

DTCR1

Field	lan966x	lan969x	sparx5
BSTEN		bit 0 (1)	bit 0 (1)
RDLVLEN		bit 1 (1)	bit 1 (1)
RDPRMBL_TRN		bit 2 (1)	bit 2 (1)
RESERVED_3		bit 3 (0)	bit 3 (0)
RDLVLGS		bit 24 (3)	bit 24 (3)

RESERVED_7	bit 7 (0)	bit 7 (0)
RDLVLGDIFF	bit 28 (2)	bit 28 (2)
WLVLDPRD	bit 11 (1)	
DTRANK	bit 112 (0)	bit 112 (0)
RESERVED_15_14	bit 114 (0)	bit 114 (0)
RANKEN	bit 116 (3)	bit 116 (3)
RANKEN_RSVD	bit 1318 (0)	bit 1318 (0)
RESERVED_11		bit 11 (0)

DTPR0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TRC	bit 526 (50)		
TRRD	bit 322 (7)	bit 524 (7)	bit 524 (7)
TRAS	bit 516 (36)	bit 616 (36)	bit 616 (36)
TRCD	bit 312 (14)		
TRP	bit 38 (14)	bit 68 (14)	bit 68 (14)
TWTR	bit 34 (8)		
TRTP	bit 30 (8)	bit 30 (8)	bit 30 (8)
RESERVED_7_4		bit 34 (0)	bit 34 (0)
RESERVED_15		bit 15 (0)	bit 15 (0)
RESERVED_23		bit 23 (0)	bit 23 (0)
RESERVED_31_30		bit 130 (0)	bit 130 (0)

DTPR1

Field	lan966x	lan969x	sparx5
TAON_OFF_D	bit 130 (0)		

TWLO	bit 326 (8)		
TWLMRD	bit 520 (40)	bit 524 (40)	bit 524 (40)
TRFC	bit 811 (374)		
TFAW	bit 55 (38)	bit 716 (38)	bit 716 (38)
TMOD	bit 22 (4)	bit 28 (4)	bit 28 (4)
TMRD	bit 10 (2)	bit 40 (6)	bit 40 (6)
RESERVED_7_5		bit 25 (0)	bit 25 (0)
RESERVED_15_11		bit 411 (0)	bit 411 (0)
RESERVED_31_30		bit 130 (0)	bit 130 (0)

DTPR2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TCCD	bit 31 (0)		
TRTW	bit 30 (0)	bit 28 (0)	bit 28 (0)
TRTODT	bit 29 (0)	bit 24 (0)	bit 24 (0)
TDLLK	bit 919 (512)		
TCKE	bit 315 (6)	bit 316 (6)	bit 316 (6)
TXP	bit 410 (26)		
TXS	bit 90 (512)	bit 90 (512)	bit 90 (512)
RESERVED_15_10		bit 510 (0)	bit 510 (0)
RESERVED_23_20		bit 320 (0)	bit 320 (0)
RESERVED_27_25		bit 225 (0)	bit 225 (0)
RESERVED_31_29		bit 229 (0)	bit 229 (0)

DTPR3

Field	lan966x	lan969x	sparx5
-------	---------	---------	--------

TDQSCK	bit 20 (1)	bit 20 (1)
RESERVED_7_3	bit 43 (0)	bit 43 (0)
TDQSCKMAX	bit 28 (1)	bit 28 (1)
RESERVED_15_11	bit 411 (0)	bit 411 (0)
TDLLK	bit 916 (384)	bit 916 (384)
TCCD	bit 226 (0)	bit 226 (0)
TOFDX	bit 229 (0)	bit 229 (0)

DTPR4

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
TXP		bit 40 (26)	bit 40 (26)
RESERVED_7_5		bit 25 (0)	bit 25 (0)
TWLO		bit 38 (8)	bit 38 (8)
RESERVED_15_12		bit 312 (0)	bit 312 (0)
TRFC		bit 916 (374)	bit 916 (374)
RESERVED_27_26		bit 126 (0)	bit 126 (0)
TAOND_TAOFD		bit 128 (0)	bit 128 (0)
RESERVED_31_30		bit 130 (0)	bit 130 (0)

DTPR5

Field	lan966x	lan969x	sparx5
TWTR		bit 40 (8)	bit 40 (8)
RESERVED_7_5		bit 25 (0)	bit 25 (0)
TRCD		bit 68 (14)	bit 68 (14)
RESERVED_15		bit 15 (0)	bit 15 (0)
TRC		bit 716 (50)	bit 716 (50)

DXCCR

Field	lan966x	lan969x	sparx5
DDPDRCDO	bit 328 (4)		
DDPDDCDO	bit 324 (4)		
DYNDXPDR	bit 23 (0)		
DYNDXPDD	bit 22 (0)		
UDQIOM	bit 21 (0)	bit 21 (0)	bit 21 (0)
UDQPDR	bit 20 (1)		
UDQPDD	bit 19 (1)		
UDQODT	bit 18 (0)		
MSBUDQ	bit 215 (0)	bit 215 (0)	bit 215 (0)
DQSNRES	bit 39 (12)	bit 39 (12)	bit 39 (12)
DQSRES	bit 35 (4)	bit 35 (4)	bit 35 (4)
DXPDR	bit 4 (0)		
DXPDD	bit 3 (0)		
MDLEN	bit 2 (1)	bit 2 (1)	bit 2 (1)
DXIOM	bit 1 (0)	bit 1 (0)	bit 1 (0)
DXODT	bit 0 (0)	bit 0 (0)	bit 0 (0)
DQSGLB		bit 13 (0)	bit 13 (0)
DXSR		bit 113 (0)	bit 113 (0)
RESERVED_19_18		bit 118 (0)	
QSCNTENCTL		bit 20 (0)	
QSCNTEN		bit 22 (1)	bit 22 (1)
DXDCCBYP		bit 23 (1)	bit 23 (1)
RESERVED_28_24		bit 424 (0)	bit 424 (0)

RKLOOP	bit 29 (1)	bit 29 (1)
X4DQSMD	bit 30 (0)	bit 30 (0)
X4MODE	bit 31 (0)	bit 31 (0)
RESERVED_20_18		bit 218 (0)

ECCCFG0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ECC_REGION_MAP_GRANU	bit 130 (0)	bit 130 (0)	
ECC_REGION_MAP_OTHER	bit 29 (0)	bit 29 (0)	
ECC_AP_ERR_THRESHOLD	bit 24 (0)	bit 24 (0)	
BLK_CHANNEL_IDLE_TIME_X32	bit 516 (63)	bit 516 (63)	
ECC_REGION_MAP	bit 68 (127)	bit 68 (127)	
ECC_REGION_REMAP_EN	bit 7 (0)	bit 7 (0)	
ECC_AP_EN	bit 6 (1)	bit 6 (1)	
DIS_SCRUB	bit 4 (0)	bit 4 (0)	bit 4 (0)
ECC_MODE	bit 20 (0)	bit 20 (0)	bit 20 (0)

INIT0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
SKIP_DRAM_INIT	bit 130 (0)	bit 130 (0)	bit 130 (0)
POST_CKE_X1024	bit 916 (2)	bit 916 (2)	bit 916 (2)
PRE_CKE_X1024	bit 110 (78)	bit 110 (78)	bit 110 (78)

INIT1

Field	lan966x	lan969x	sparx5
-------	---------	---------	--------

DRAM_RSTN_X1024	bit 816 (0)	bit 816 (0)	bit 816 (0)
PRE_OCD_X32	bit 30 (0)	bit 30 (0)	bit 30 (0)

INIT3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
MR	bit 1516 (0)	bit 1516 (0)	bit 1516 (0)
EMR	bit 150 (1296)	bit 150 (1296)	bit 150 (1296)

INIT4

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
EMR2	bit 1516 (0)	bit 1516 (0)	bit 1516 (0)
EMR3	bit 150 (0)	bit 150 (0)	bit 150 (0)

INIT5

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DEV_ZQINIT_X32	bit 716 (16)	bit 716 (16)	bit 716 (16)
MAX_AUTO_INIT_X1024			bit 90 (4)

INIT6

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
MR5		bit 150 (0)	bit 150 (0)
MR4		bit 1516 (0)	bit 1516 (0)

INIT7

Field lan966x	lan969x	sparx5
---------------	---------	--------

MR0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
RSVD_15_13	bit 213 (0)	bit 213 (0)	bit 213 (0)
PD	bit 12 (0)	bit 12 (0)	bit 12 (0)
WR	bit 29 (5)	bit 29 (5)	bit 29 (5)
DR	bit 8 (0)	bit 8 (0)	bit 8 (0)
TM	bit 7 (0)	bit 7 (0)	bit 7 (0)
CL_6_4	bit 24 (5)	bit 24 (5)	bit 24 (5)
BT	bit 3 (0)	bit 3 (0)	bit 3 (0)
CL_2	bit 2 (0)	bit 2 (0)	bit 2 (0)
BL	bit 10 (2)	bit 10 (2)	bit 10 (2)
RESERVED_31_16		bit 1516 (0)	bit 1516 (0)

MR1

Field	lan966x	lan969x	sparx5
RSVD_15_13	bit 213 (0)	bit 213 (0)	bit 213 (0)
QOFF	bit 12 (0)	bit 12 (0)	bit 12 (0)
TDQS	bit 11 (0)	bit 11 (0)	bit 11 (0)
RSVD_10	bit 10 (0)	bit 10 (0)	bit 10 (0)
RTT_9	bit 9 (0)	bit 9 (0)	bit 9 (0)
DE_RSVD_8	bit 8 (0)		
LEVEL	bit 7 (0)	bit 7 (0)	bit 7 (0)
RTT_6	bit 6 (0)	bit 6 (0)	bit 6 (0)
DIC_5	bit 5 (0)	bit 5 (0)	bit 5 (0)

AL	bit 13 (0)	bit 13 (0)	bit 13 (0)
RTT_2	bit 2 (0)	bit 2 (0)	bit 2 (0)
DIC_1	bit 1 (0)	bit 1 (0)	bit 1 (0)
DE	bit 0 (0)	bit 0 (0)	bit 0 (0)
RSVD_8		bit 8 (0)	bit 8 (0)
RESERVED_31_16		bit 1516 (0)	bit 1516 (0)

MR2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
RSVD_15_11	bit 411 (0)	bit 411 (0)	bit 411 (0)
RTT_WR	bit 19 (0)	bit 19 (0)	bit 19 (0)
RSVD_8	bit 8 (0)	bit 8 (0)	bit 8 (0)
SRT	bit 7 (0)	bit 7 (0)	bit 7 (0)
ASR	bit 6 (0)	bit 6 (0)	bit 6 (0)
CWL	bit 23 (0)	bit 23 (0)	bit 23 (0)
PASR	bit 20 (0)	bit 20 (0)	bit 20 (0)
RESERVED_31_16		bit 1516 (0)	bit 1516 (0)

MR3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
RSVD_15_3	bit 123 (0)	bit 123 (0)	bit 123 (0)
MPR	bit 2 (0)	bit 2 (0)	bit 2 (0)
MPRLOC	bit 10 (0)	bit 10 (0)	bit 10 (0)
RESERVED_31_16		bit 1516 (0)	bit 1516 (0)

MR4

Field	lan966x	lan969x	sparx5
RSVD_15_0		bit 150 (0)	bit 150 (0)
RESERVED_31_16		bit 1516 (0)	bit 1516 (0)

MR5

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
RSVD_15_0		bit 150 (1024)	bit 150 (1024)
RESERVED_31_16		bit 1516 (0)	bit 1516 (0)

MR6

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
RSVD_15_0		bit 150 (1024)	bit 150 (1024)
RESERVED_31_16		bit 1516 (0)	bit 1516 (0)

MSTR

Field	lan966x	lan969x	sparx5
ACTIVE_RANKS	bit 124 (3)	bit 124 (3)	bit 124 (3)
BURST_RDWR	bit 316 (4)	bit 316 (4)	bit 316 (4)
DLL_OFF_MODE	bit 15 (0)	bit 15 (0)	bit 15 (0)
DATA_BUS_WIDTH	bit 112 (0)	bit 112 (0)	bit 112 (0)
EN_2T_TIMING_MODE	bit 10 (0)	bit 10 (0)	bit 10 (0)
BURSTCHOP	bit 9 (0)	bit 9 (0)	bit 9 (0)
DDR3	bit 0 (1)	bit 0 (1)	bit 0 (1)
DDR4		bit 4 (0)	bit 4 (0)
GEARDOWN_MODE		bit 11 (0)	bit 11 (0)
DEVICE_CONFIG		bit 130 (0)	bit 130 (0)

LPDDR2	bit 2 (0)
LPDDR3	bit 3 (0)

ODTCFG

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
WR_ODT_HOLD	bit 324 (4)	bit 324 (4)	bit 324 (4)
WR_ODT_DELAY	bit 416 (0)	bit 416 (0)	bit 416 (0)
RD_ODT_HOLD	bit 38 (4)	bit 38 (4)	bit 38 (4)
RD_ODT_DELAY	bit 42 (0)	bit 42 (0)	bit 42 (0)

PCCFG

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
BL_EXP_MODE	bit 8 (0)	bit 8 (0)	bit 8 (0)
PAGEMATCH_LIMIT	bit 4 (0)	bit 4 (0)	bit 4 (0)
GO2CRITICAL_EN	bit 0 (0)	bit 0 (0)	bit 0 (0)

PGCR2

Field	lan966x	lan969x	sparx5
DYNACPDD	bit 31 (0)		
LPMSTRC0	bit 30 (0)		
ACPDDC	bit 29 (0)		
SHRAC	bit 28 (0)		
DTPMXTMR	bit 720 (15)	bit 720 (0)	bit 720 (0)
FXDLAT	bit 19 (0)	bit 19 (0)	bit 19 (0)
NOBUB	bit 18 (0)		
TREFPRD	bit 170 (74880)	bit 170 (74880)	bit 170 (74880)

CSNCIDMUX	bit 18 (0)	bit 18 (0)
FXDLATINCR	bit 28 (0)	bit 28 (0)
RFSHMODE	bit 129 (0)	bit 129 (0)
RESERVED_31	bit 31 (0)	bit 31 (0)

PTR₀

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TPLLPD	bit 1021 (534)	bit 1021 (534)	bit 1021 (534)
TPLLGS	bit 146 (2134)	bit 146 (2134)	bit 146 (2134)
TPHYRST	bit 50 (16)	bit 50 (16)	bit 50 (16)

PTR1

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TPLLLOCK	bit 1516 (53334)	bit 1615 (53334)	bit 1615 (53334)
TPLLRST	bit 120 (4800)	bit 120 (4800)	bit 120 (4800)
RESERVED_14_13		bit 113 (0)	bit 113 (0)

PTR2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TWLDLYS	bit 415 (16)	bit 415 (16)	bit 415 (16)
TCALH	bit 410 (15)	bit 410 (15)	bit 410 (15)
TCALS	bit 45 (15)	bit 45 (15)	bit 45 (15)
TCALON	bit 40 (15)	bit 40 (15)	bit 40 (15)
RESERVED_31_20		bit 1120 (0)	bit 1120 (0)

PTR3

Field	lan966x	lan969x	sparx5
TDINIT1	bit 920 (384)	bit 920 (384)	bit 920 (384)
TDINIT0	bit 190 (533334)	bit 190 (533334)	bit 190 (533334)
RESERVED_31_30		bit 130 (0)	bit 130 (0)

PTR4

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TDINIT3	bit 918 (683)	bit 1018 (800)	bit 1018 (800)
TDINIT2	bit 170 (213334)	bit 170 (213334)	bit 170 (213334)
RESERVED_31_29		bit 229 (0)	bit 229 (0)

PWRCTL

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DIS_CAM_DRAIN_SELFREF	bit 7 (0)	bit 7 (0)	bit 7 (0)
SELFREF_SW	bit 5 (0)	bit 5 (0)	bit 5 (0)
EN_DFI_DRAM_CLK_DISABLE	bit 3 (0)	bit 3 (0)	bit 3 (0)
POWERDOWN_EN	bit 1 (0)	bit 1 (0)	bit 1 (0)
SELFREF_EN	bit 0 (0)	bit 0 (0)	bit 0 (0)
MPSM_EN		bit 4 (0)	bit 4 (0)
DEEPPOWERDOWN_EN			bit 2 (0)

RFSHCTL0

Field	lan966x	lan969x	sparx5
REFRESH_MARGIN	bit 320 (2)	bit 320 (2)	bit 320 (2)
REFRESH_TO_X1_X32	bit 412 (16)	bit 412 (16)	
REFRESH_BURST	bit 54 (0)	bit 54 (0)	bit 44 (0)

PER_BANK_REFRESH	bit 2 (0)
REFRESH_TO_X32	bit 412 (16)

RFSHCTL3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
REFRESH_UPDATE_LEVEL	bit 1 (0)	bit 1 (0)	bit 1 (0)
DIS_AUTO_REFRESH	bit 0 (0)	bit 0 (0)	bit 0 (0)
REFRESH_MODE		bit 24 (0)	bit 24 (0)

RFSHTMG

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_RFC_NOM_X1_X32	bit 1116 (98)	bit 1116 (98)	
T_RFC_MIN	bit 90 (140)	bit 90 (140)	bit 90 (140)
LPDDR3_TREFBW_EN			bit 15 (0)
T_RFC_NOM_X32			bit 1116 (98)

SCHCR1

Field	lan966x	lan969x	sparx5
RESERVED_1_0		bit 10 (0)	bit 10 (0)
ALLRANK		bit 2 (0)	bit 2 (0)
RESERVED_3		bit 3 (0)	bit 3 (0)
SCBK		bit 14 (0)	bit 14 (0)
SCBG		bit 16 (0)	bit 16 (0)
SCADDR		bit 198 (0)	bit 198 (0)
SCRNK		bit 328 (0)	bit 328 (0)

ZQ0CR0

Applies to: lan966x

Field	lan966x	lan969x	sparx5
ZQ0_ZQPD	bit 31 (0)		
ZQ0_ZCALEN	bit 30 (1)		
ZQ0_ZCALBYP	bit 29 (0)		
ZQ0_ZDEN	bit 28 (0)		
ZQ0_ZDATA	bit 270 (330)		

ZQ0CR1

Applies to: lan966x

Field	lan966x	lan969x	sparx5
ZQ0_DFIPU1	bit 17 (0)		
ZQ0_DFIPU0	bit 16 (0)		
ZQ0_DFICCU	bit 14 (0)		
ZQ0_DFICU1	bit 13 (0)		
ZQ0_DFICU0	bit 12 (1)		
ZQ0_ZPROG	bit 70 (123)		

ZQ0PR

Field	lan966x	lan969x	sparx5
RESERVED_7_0		bit 70 (0)	
ZPROG_ASYM_DRV_PU		bit 38 (11)	bit 38 (11)
ZPROG_ASYM_DRV_PD		bit 312 (11)	bit 312 (11)
ZPROG_PU_ODT_ONLY		bit 316 (7)	bit 316 (7)
PU_DRV_ADJUST		bit 120 (0)	bit 120 (0)
PD_DRV_ADJUST		bit 122 (0)	bit 122 (0)

RESERVED_27_24	bit 324 (0)	
PU_ODT_ONLY	bit 28 (0)	
ZSEGBYP	bit 29 (0)	
ODT_ZDEN	bit 30 (0)	
DRV_ZDEN	bit 31 (0)	
ZQDIV		bit 70 (123)
ZCTRL_UPPER		bit 324 (0)
RESERVED_31_28		bit 328 (0)

ZQ1CR0

Applies to: lan966x

Field	lan966x	lan969x	sparx5
ZQ1_ZQPD	bit 31 (0)		
ZQ1_ZCALEN	bit 30 (1)		
ZQ1_ZCALBYP	bit 29 (0)		
ZQ1_ZDEN	bit 28 (0)		
ZQ1_ZDATA	bit 270 (330)		

ZQ1CR1

Applies to: lan966x

Field	lan966x	lan969x	sparx5
ZQ1_DFIPU1	bit 17 (0)		
ZQ1_DFIPU0	bit 16 (0)		
ZQ1_DFICCU	bit 14 (0)		
ZQ1_DFICU1	bit 13 (0)		
ZQ1_DFICU0	bit 12 (1)		
ZQ1_ZPROG	bit 70 (123)		

ZQ1PR

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
RESERVED_7_0		bit 70 (0)	
ZPROG_ASYM_DRV_PU		bit 38 (11)	bit 38 (11)
ZPROG_ASYM_DRV_PD		bit 312 (11)	bit 312 (11)
ZPROG_PU_ODT_ONLY		bit 316 (7)	bit 316 (7)
PU_DRV_ADJUST		bit 120 (0)	bit 120 (0)
PD_DRV_ADJUST		bit 122 (0)	bit 122 (0)
RESERVED_27_24		bit 324 (0)	
PU_ODT_ONLY		bit 28 (0)	
ZSEGBYP		bit 29 (0)	
ODT_ZDEN		bit 30 (0)	
DRV_ZDEN		bit 31 (0)	
ZQDIV			bit 70 (123)
ZCTRL_UPPER			bit 324 (0)
RESERVED_31_28			bit 328 (0)

ZQ2PR

Field	lan966x	lan969x	sparx5
RESERVED_7_0		bit 70 (0)	
ZPROG_ASYM_DRV_PU		bit 38 (0)	bit 38 (11)
ZPROG_ASYM_DRV_PD		bit 312 (0)	bit 312 (11)
ZPROG_PU_ODT_ONLY		bit 316 (0)	bit 316 (7)
PU_DRV_ADJUST		bit 120 (0)	bit 120 (0)
PD_DRV_ADJUST		bit 122 (0)	bit 122 (0)
RESERVED_27_24		bit 324 (0)	

PU_ODT_ONLY	bit 28 (0)	
ZSEGBYP	bit 29 (0)	
ODT_ZDEN	bit 30 (0)	
DRV_ZDEN	bit 31 (0)	
ZQDIV		bit 70 (123)
ZCTRL_UPPER		bit 324 (0)
RESERVED_31_28		bit 328 (0)

ZQCR

Field	lan966x	lan969x	sparx5
RESERVED_0		bit 0 (0)	bit 0 (0)
TERM_OFF		bit 1 (0)	bit 1 (0)
ZQPD		bit 2 (0)	bit 2 (0)
RESERVED_7_3		bit 43 (0)	bit 43 (0)
PGWAIT		bit 28 (5)	bit 28 (5)
ZCALT		bit 211 (1)	bit 211 (1)
AVGMAX		bit 114 (2)	bit 114 (2)
AVGEN		bit 16 (1)	bit 16 (1)
IODLMT		bit 717 (2)	bit 617 (2)
RESERVED_26_25		bit 125 (0)	
FORCE_ZCAL_VT_UPDATE		bit 27 (0)	bit 27 (0)
RESERVED_31_28		bit 328 (0)	
ASYM_DRV_EN			bit 24 (0)
PU_ODT_ONLY			bit 25 (0)
DIS_NON_LIN_COMP			bit 26 (1)
ZCTRL_UPPER			bit 328 (0)

References

• [1] DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) Databook