

# DDR configuration tool for Microchip platforms

**Technical Note** 

**CONFIDENTIAL** 

## TERMS and ABBREVIATIONS

HIF	Host Interface
0DT	On-Die Termination
PUB	PHY utility block
SoC	System on a Chip

# Requirements

The tools are developed using the ruby scripting language, which must be available.

The scripts may run under both Linux or Windows. The Windows environment may require installing the WSL2 package to emulate Linux.

# Supported platforms

This tool is supported form the following target SoC platforms:

- sparx5 (ARMv8 A53 dual-core)
- lan966x (ARMV7 A7 single-core)
- lan969x (ARMv8 A53 single-core)

## Introduction

This software package contain a set of tools that can create DDR configurations specific to a target platform and board design. A board design defines the physical DDR memory system, such that the DDR controller needs a carefully crafted configuration to ensure a stable and effective operation.

The DDR controller supported is the *Synopsis uMCTL2* DesignWare component, accompanied with a *Synopsis PHY Utility Block*.

The supported platforms all use DDR3 or DDR3 + DDR4.

# Workflow

The tool works by accepting a *configuration profile* as input, which can be transformed into a compact representation of the many configuration options the target, **specifically** generated for a given platform and board.

The output configuration may be represented in different formats, depending on the target platform.


The different formats are:

format	platform	comments
source	lan966x	The configuration is output to "C" code, and compiled into the target firmware.
devicetree	lan969x, sparx5	The configuration is output to device-tree format, which is added to a a target image (as a separate entity).
yaml	-none-	The configuration is stored in YAML format. The format can be used for documentation purposes as well as for comparing with other configurations.

The output representation is dictated by the target implementation of the actual target system DDR driver operating environment. Specifically, 'device tree' support may not be available on a given target (Example: lan966x).

The workflow of working with the DDR configuration is illustrated below:

# Host environment



# Configuration parameters

At the top level, the following user-level parameters are available:

Keyword	Туре	Description
platform	sparx5   lan966x   lan969x	The name of the target platform SoC
clock_speed	integer	The clock speed of the DDR data bus. See later.

Keyword	Туре	Description
mem_size	integer	Total Memory Size (in Mbytes)
mem_type	DDR3   DDR4	The DDR memory type of the equipped DDR devices.
device_bus_width	x8   x16	Bus width of the equipped DDR devices.
enable_half_bus	boolean	Configures the memory topology to use only half of the SoC data bus width
active_ranks	integer	The number of (active) ranks in the memory topology.
ecc_mode	0   4	The ECC mode to employ. ECC mode 0 implies ECC is disabled, mode 4 is "sec/ded over 1 beat"
mem_profile	string	The filename of a file defining DDR memory address generation. See later.
_2T_mode	boolean	Whether 2T timing should be used
drive_strength	34ohm   40ohm	DDR3: Output driver impedance control - DIC. 40ohm is default.
drive_strength	34ohm   48ohm	DDR4: Output driver impedance - ODI. 34ohm is default.
rtt_nom	disabled   20ohm   30ohm   40ohm   60ohm   120ohm	DDR3: Rtt_nom termination impedance. 60ohm is default.
odt_nom	disabled   34ohm   40ohm   48ohm   60ohm   80ohm   120ohm   240ohm	DDR4: Odt_nom - Data bus termination. 48ohm is default.
board	string	The filename of file containing board specific tuning parameters. See later.

# Bus width

The bus width of the SoC differs between different platforms. Below is an overview of the (maximum) bus width supported per platform.

Platform	Bus Width
sparx5	32

Platform	<b>Bus Width</b>	
lan966x	16	
lan969x	16	

The effective bus width can optionally be reduced with the <code>enable\_half\_bus</code> parameter. This is only supported on <code>sparx5</code>.

The device\_bus\_width parameter describe the bus width of the individual DDR chips - of which there may be several. For example, a sparx5 32-bit topology with ECC will require 5 chips of x8 width to naturally match the 32 bits data plus the ECC bits. Using enable\_half\_bus you could use 3 chips of x16 width, but you would be leaving half of the ECC memory device unused - while having a simpler physical board layout.

### Clock speed.

The *clock speed* affects a lot of the calculated parameters for the memory controller.

Whether or not the clock speed can be changed or not, depends on the target system (and the actual driver implementation).

The current state of the clock speed is described below.

Platform	Supported clocks	Notes
sparx5	2000   1667   1250	NB: DDR4 will only work at 1667 Mhz
lan966x	1200	Fixed clock
lan969x	2400   2133  1866   1600	Default should be 2400 Mhz

# Memory profile parameter mem\_profile

In order to define the way HIF addresses are used to select ranks, groups and DDR devices, a separate YAML file is used. This configuration file may be used by several configurations (board designs) using similar physical DDR topology.

The *mem\_profile* file defines the so-called "address map" registers (and sub-fields). An example is given below.

Note: The registers and sub-fields vary a little between platforms, so not all registers apply to all supported platforms. Refer to [1], section "2.11: Address Mapper".

#### Address map definition example

```
addrmap0:
  ADDRMAP_CS_BIT0: 31
addrmap1:
  ADDRMAP BANK B0: 24
  ADDRMAP_BANK_B1: 24
  ADDRMAP_BANK_B2: 24
addrmap2:
  ADDRMAP_COL_B2: 0
  ADDRMAP_COL_B3: 0
  ADDRMAP_COL_B4: 0
  ADDRMAP COL B5: 0
addrmap3:
  ADDRMAP_COL_B6: 0
  ADDRMAP_COL_B7: 0
  ADDRMAP_COL_B8: 0
  ADDRMAP COL B9: 0
addrmap4:
  ADDRMAP_COL_B10: 31
 ADDRMAP_COL_B11: 31
addrmap5:
  ADDRMAP ROW B0: 4
  ADDRMAP ROW B1: 4
  ADDRMAP_ROW_B2_10: 4
  ADDRMAP_ROW_B11: 4
addrmap6:
  ADDRMAP_ROW_B12: 4
  ADDRMAP_ROW_B13: 4
  ADDRMAP ROW B14: 4
  ADDRMAP_ROW_B15: 4
  LPDDR3_6GB_12GB: 0
addrmap7:
  ADDRMAP ROW B16: 15
  ADDRMAP_ROW_B17: 15
addrmap8:
  ADDRMAP_BG_B0: 63
  ADDRMAP_BG_B1: 63
```

# Memory profile parameter board

In order to control memory settings relating to <code>ODT</code> and general board tuning, this file can be used to define <code>all</code> parameters where a specific is needed which is different from the default or by this tool calculated value. As such, this file can be used to override specific parameters.

#### Board file example (lan966x)

```
dfitmg0:
    DFI_T_CTRL_DELAY: 4
    DFI_RDDATA_USE_DFI_PHY_CLK: 0
    DFI_T_RDDATA_EN: 3
    DFI_WRDATA_USE_DFI_PHY_CLK: 0
    DFI_TPHY_WRDATA: 1
    DFI_TPHY_WRDATA: 2
mr1:
    RTT_2: 1
```

All supported registers and sub-fields can be defined. See the full list of supported registers below.

# Generating a DDR configuration file

When generating a DDR configuration file, you will be using the ./scripts/gen\_cfg.rb script, and supplying the input profile file name as the first argument.

#### cfg\_gen.rb argument syntax

An example run could be:

#### cfg gen.rb example run

```
./scripts/gen_cfg.rb -f source configs/profiles/lan969x.yaml > config.c
```

And the output would be:

```
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 * Copyright (C) 2023 Microchip Technology Inc. and its subsidiaries.
 */
#include <ddr_config.h>
const struct ddr_config lan969x_ddr_config = {
        .info = {
                 .name = "lan969x 2023-02-27-14:45:24 d66calfcclec-dirty",
                 .speed = 2400,
                 .size = 0 \times 40000000,
                 .bus_width = 16,
        },
         .main = {
                 .crcparctl1 = 0x00001000,
                 .dbictl = 0 \times 00000001,
                 .dfimisc = 0 \times 00000040,
                 .dfitmg0 = 0x038c820a,
                 .dfitmg1 = 0 \times 00040201,
                 .dfiupd0 = 0x40400003,
                 .dfiupd1 = 0 \times 004000ff,
                 .eccfg0 = 0x003f7f40,
                 .init0 = 0x00020248,
                 .init1 = 0x00e80000,
                 .init3 = 0x0a340501,
                 .init4 = 0x00180200,
                 .init5 = 0x00110000,
                 .init6 = 0x00000400,
                 .init7 = 0x00000899,
                 .mstr = 0x81040010,
                 .pccfg = 0 \times 000000000,
                 .pwrctl = 0 \times 000000000,
                 .rfshctl0 = 0x00210010,
                 .rfshctl3 = 0x000000000,
        },
         .timing = {
                 .dramtmg0 = 0x11132913,
                 .dramtmg1 = 0x0004051b,
                 .dramtmg12 = 0x1a000010,
                 .dramtmg2 = 0x0608050d,
                 .dramtmg3 = 0x0000400c,
                 .dramtmg4 = 0x08030409,
                 .dramtmg5 = 0x07070404,
                 .dramtmg8 = 0x05040c07,
                 .dramtmg9 = 0x0003040a,
                 .odtcfg = 0 \times 06000610,
                 .rfshtmg = 0x006200d3,
        },
         .mapping = {
                 .addrmap0 = 0 \times 0000001 f,
                 .addrmap1 = 0 \times 003 f1818,
```

```
.addrmap2 = 0 \times 000000000,
                  .addrmap3 = 0 \times 000000000,
                  .addrmap4 = 0 \times 00001f1f,
                  .addrmap5 = 0 \times 04040404,
                  .addrmap6 = 0 \times 04040404,
                  .addrmap7 = 0 \times 000000 f0 f,
                  .addrmap8 = 0 \times 00003 f1a,
         },
         .phy = {
                  .dcr = 0x0000040c,
                  .dsqcr = 0x0064401b,
                  .dtcr0 = 0x8000b0cf,
                  .dtcr1 = 0x00010a37,
                  .dxccr = 0x00c01884,
                  .pgcr2 = 0x000147a2,
                  .schcr1 = 0x000000000,
                  .zq0pr = 0x0007bb00,
                  .zq1pr = 0x0007bb00,
                  .zq2pr = 0x000000000,
                  .zqcr = 0x00058f00,
         },
         .phy_timing = {
                  .dtpr0 = 0x0827100a,
                  .dtpr1 = 0x28250119,
                  .dtpr2 = 0x000701b1,
                  .dtpr3 = 0x03000101,
                  .dtpr4 = 0x01a50808,
                  .dtpr5 = 0x00361009,
                  .ptr0 = 0x4ae25710,
                  .ptr1 = 0x74f4950e,
                  .ptr2 = 0x00083def,
                  .ptr3 = 0x1b192000,
                  .ptr4 = 0x1003a000,
         },
};
```

Some platforms use the alternative devicetree format, but the procedure is the same as for C source.

You can also use the yaml format. It is especially useful for comparing alternate configurations using the <code>diff\_cfg.rb</code> script. YAML configurations can also be output to <code>source</code> or <code>devicetree</code> configurations later with the <code>fmt cfg.rb</code> script.

# Supported DDR configuration registers

The supported DDR configuration registers are a subset of the full UMCTL2 DDR controller registers. The registers supported in this tool have been identified to contain options that typically may need customization.

The configuration register set is currently different for the lan966x and the lan969x/sparx5 driver, due to differences in the base IP version and IP configuration parameters.

register	lan966x	lan969x	sparx5
ADDRMAP0	yes	yes	yes
ADDRMAP1	yes	yes	yes
ADDRMAP2	yes	yes	yes
ADDRMAP3	yes	yes	yes
ADDRMAP4	yes	yes	yes
ADDRMAP5	yes	yes	yes
ADDRMAP6	yes	yes	yes
ADDRMAP7	no	yes	yes
ADDRMAP8	no	yes	yes
CRCPARCTL1	no	yes	yes
DBICTL	no	yes	yes
DCR	yes	yes	yes
DFIMISC	yes	yes	yes
DFITMG0	yes	yes	yes
DFITMG1	yes	yes	yes
DFIUPD0	yes	yes	yes
DFIUPD1	yes	yes	yes
DRAMTMG0	yes	yes	yes
DRAMTMG1	yes	yes	yes
DRAMTMG12	no	yes	yes
DRAMTMG2	yes	yes	yes
DRAMTMG3	yes	yes	yes
DRAMTMG4	yes	yes	yes
DRAMTMG5	yes	yes	yes

DRAMTMG8	yes	yes	yes
DRAMTMG9	no	yes	yes
DSGCR	yes	yes	yes
DTCR	yes	no	no
DTCR0	no	yes	yes
DTCR1	no	yes	yes
DTPR0	yes	yes	yes
DTPR1	yes	yes	yes
DTPR2	yes	yes	yes
DTPR3	no	yes	yes
DTPR4	no	yes	yes
DTPR5	no	yes	yes
DXCCR	yes	yes	yes
ECCCFG0	yes	yes	yes
INIT0	yes	yes	yes
INIT1	yes	yes	yes
INIT3	yes	yes	yes
INIT4	yes	yes	yes
INIT5	yes	yes	yes
INIT6	no	yes	yes
INIT7	no	yes	yes
MSTR	yes	yes	yes
ODTCFG	yes	yes	yes
PCCFG	yes	yes	yes
PGCR2	yes	yes	yes
PTR0	yes	yes	yes
PTR1	yes	yes	yes

PTR2	yes	yes	yes
PTR3	yes	yes	yes
PTR4	yes	yes	yes
PWRCTL	yes	yes	yes
RFSHCTL0	yes	yes	yes
RFSHCTL3	yes	yes	yes
RFSHTMG	yes	yes	yes
SBRCTL	no	no	yes
SCHCR1	no	yes	yes
ZQ0CR0	yes	no	no
ZQ0CR1	yes	no	no
ZQ0PR	no	yes	yes
ZQ1CR0	yes	no	no
ZQ1CR1	yes	no	no
ZQ1PR	no	yes	yes
ZQ2PR	no	yes	yes
ZQCR	no	yes	yes

Register fields below are given including start and end bits. The value following in parenthesis is the default value.

#### ADDRMAP0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_CS_BIT0	bit 40 (0)	bit 40 (0)	bit 40 (0)

#### ADDRMAP1

Field	lan966x	lan969x	sparx5
ADDRMAP_BANK_B2	bit 516 (0)	bit 516 (0)	bit 516 (0)

ADDRMAP_BANK_B1	bit 58 (0)	bit 58 (0)	bit 58 (0)
ADDRMAP_BANK_B0	bit 50 (0)	bit 50 (0)	bit 50 (0)

#### ADDRMAP2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_COL_B5	bit 324 (0)	bit 324 (0)	bit 324 (0)
ADDRMAP_COL_B4	bit 316 (0)	bit 316 (0)	bit 316 (0)
ADDRMAP_COL_B3	bit 48 (0)	bit 48 (0)	bit 38 (0)
ADDRMAP_COL_B2	bit 30 (0)	bit 30 (0)	bit 30 (0)

#### ADDRMAP3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_COL_B9	bit 424 (0)	bit 424 (0)	bit 424 (0)
ADDRMAP_COL_B8	bit 416 (0)	bit 416 (0)	bit 416 (0)
ADDRMAP_COL_B7	bit 48 (0)	bit 48 (0)	bit 48 (0)
ADDRMAP_COL_B6	bit 40 (0)	bit 40 (0)	bit 30 (0)

#### ADDRMAP4

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_COL_B11	bit 48 (0)	bit 48 (0)	bit 48 (0)
ADDRMAP_COL_B10	bit 40 (0)	bit 40 (0)	bit 40 (0)

## **ADDRMAP5**

Field	lan966x	lan969x	sparx5
ADDRMAP_ROW_B11	bit 324 (0)	bit 324 (0)	bit 324 (0)

ADDRMAP_ROW_B2_10	bit 316 (0)	bit 316 (0)	bit 316 (0)
ADDRMAP_ROW_B1	bit 38 (0)	bit 38 (0)	bit 38 (0)
ADDRMAP_ROW_B0	bit 30 (0)	bit 30 (0)	bit 30 (0)

#### ADDRMAP6

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_ROW_B15	bit 324 (0)	bit 324 (0)	bit 324 (0)
ADDRMAP_ROW_B14	bit 316 (0)	bit 316 (0)	bit 316 (0)
ADDRMAP_ROW_B13	bit 38 (0)	bit 38 (0)	bit 38 (0)
ADDRMAP_ROW_B12	bit 30 (0)	bit 30 (0)	bit 30 (0)
LPDDR3_6GB_12GB			bit 31 (0)

# **ADDRMAP7**

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_ROW_B16		bit 30 (0)	bit 30 (0)
ADDRMAP_ROW_B17		bit 38 (0)	bit 38 (0)

#### **ADDRMAP8**

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
ADDRMAP_BG_B0		bit 50 (0)	bit 50 (0)
ADDRMAP_BG_B1		bit 58 (0)	bit 58 (0)

## CRCPARCTL1

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
PARITY_ENABLE		bit 0 (0)	bit 0 (0)

CRC_ENABLE	bit 4 (0)	bit 4 (0)
CRC_INC_DM	bit 7 (0)	bit 7 (0)
CAPARITY_DISABLE_BEFORE_SR	bit 12 (1)	bit 12 (1)

## **DBICTL**

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
DM_EN		bit 0 (1)	bit 0 (1)
WR_DBI_EN		bit 1 (0)	bit 1 (0)
RD_DBI_EN		bit 2 (0)	bit 2 (0)

## **DCR**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
UDIMM	bit 29 (0)	bit 29 (0)	bit 29 (0)
DDR2T	bit 28 (0)	bit 28 (0)	bit 28 (0)
NOSRA	bit 27 (0)	bit 27 (0)	bit 27 (0)
BYTEMASK	bit 710 (1)	bit 710 (1)	bit 710 (1)
MPRDQ	bit 7 (0)	bit 7 (0)	bit 7 (0)
PDQ	bit 24 (0)	bit 24 (0)	bit 24 (0)
DDR8BNK	bit 3 (1)	bit 3 (1)	bit 3 (1)
DDRMD	bit 20 (3)	bit 20 (3)	bit 20 (3)
DDRTYPE		bit 18 (0)	bit 18 (0)
RESERVED_26_18		bit 818 (0)	bit 818 (0)
UBG		bit 30 (0)	bit 30 (0)
RESERVED_31		bit 31 (0)	bit 31 (0)

## **DFIMISC**

Field	lan966x	lan969x	sparx5
DFI_FREQUENCY	bit 48 (0)	bit 48 (0)	bit 48 (0)
DFI_INIT_START	bit 5 (0)	bit 5 (0)	bit 5 (0)
CTL_IDLE_EN	bit 4 (0)	bit 4 (0)	bit 4 (0)
DFI_INIT_COMPLETE_EN	bit 0 (1)	bit 0 (1)	bit 0 (1)
PHY_DBI_MODE		bit 1 (0)	bit 1 (0)
DIS_DYN_ADR_TRI		bit 6 (1)	

## DFITMG0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DFI_T_CTRL_DELAY	bit 424 (7)	bit 424 (7)	bit 424 (7)
DFI_RDDATA_USE_DFI_PHY_CLK	bit 23 (0)	bit 23 (0)	bit 23 (0)
DFI_T_RDDATA_EN	bit 616 (2)	bit 616 (2)	bit 616 (2)
DFI_WRDATA_USE_DFI_PHY_CLK	bit 15 (0)	bit 15 (0)	bit 15 (0)
DFI_TPHY_WRDATA	bit 58 (0)	bit 58 (0)	bit 58 (0)
DFI_TPHY_WRLAT	bit 50 (2)	bit 50 (2)	bit 50 (2)

## DFITMG1

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DFI_T_PARIN_LAT	bit 124 (0)	bit 124 (0)	bit 124 (0)
DFI_T_WRDATA_DELAY	bit 416 (0)	bit 416 (0)	bit 416 (0)
DFI_T_DRAM_CLK_DISABLE	bit 48 (4)	bit 48 (4)	bit 48 (4)
DFI_T_DRAM_CLK_ENABLE	bit 40 (4)	bit 40 (4)	bit 40 (4)
DFI_T_CMD_LAT		bit 328 (0)	bit 328 (0)

## DFIUPD0

Field	lan966x	lan969x	sparx5
DIS_AUTO_CTRLUPD	bit 31 (0)	bit 31 (0)	bit 31 (0)
DIS_AUTO_CTRLUPD_SRX	bit 30 (0)	bit 30 (0)	bit 30 (0)
CTRLUPD_PRE_SRX	bit 29 (0)	bit 29 (0)	bit 29 (0)
DFI_T_CTRLUP_MAX	bit 916 (64)	bit 916 (64)	bit 916 (64)
DFI_T_CTRLUP_MIN	bit 90 (3)	bit 90 (3)	bit 90 (3)

#### DFIUPD1

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DFI_T_CTRLUPD_INTERVAL_MIN_X1024	bit 716 (1)	bit 716 (1)	bit 716 (1)
DFI_T_CTRLUPD_INTERVAL_MAX_X1024	bit 70 (1)	bit 70 (1)	bit 70 (1)

## DRAMTMG0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
WR2PRE	bit 624 (15)	bit 624 (15)	bit 624 (15)
T_FAW	bit 516 (16)	bit 516 (16)	bit 516 (16)
T_RAS_MAX	bit 68 (27)	bit 68 (27)	bit 68 (27)
T_RAS_MIN	bit 50 (15)	bit 50 (15)	bit 50 (15)

## DRAMTMG1

Field	lan966x	lan969x	sparx5
T_XP	bit 416 (8)	bit 416 (8)	bit 416 (8)
RD2PRE	bit 58 (4)	bit 58 (4)	bit 58 (4)
T_RC	bit 60 (20)	bit 60 (20)	bit 60 (20)

#### DRAMTMG12

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
T_MRD_PDA		bit 40 (16)	bit 40 (16)
T_WR_MPR		bit 524 (26)	

#### DRAMTMG2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
RD2WR	bit 58 (6)	bit 58 (6)	bit 58 (6)
WR2RD	bit 50 (13)	bit 50 (13)	bit 50 (13)
READ_LATENCY		bit 516 (5)	bit 516 (5)
WRITE_LATENCY		bit 524 (3)	bit 524 (3)

#### DRAMTMG3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_MRD	bit 512 (4)	bit 512 (4)	bit 512 (4)
T_MOD	bit 90 (12)	bit 90 (12)	bit 90 (12)
T_MRW			bit 920 (5)

#### DRAMTMG4

Field	lan966x	lan969x	sparx5
T_RCD	bit 424 (5)	bit 424 (5)	bit 424 (5)
T_CCD	bit 316 (4)	bit 316 (4)	bit 316 (4)
T_RRD	bit 38 (4)	bit 38 (4)	bit 38 (4)
T_RP	bit 40 (5)	bit 40 (5)	bit 40 (5)

#### DRAMTMG5

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_CKSRX	bit 324 (5)	bit 324 (5)	bit 324 (5)
T_CKSRE	bit 616 (5)	bit 716 (5)	bit 316 (5)
T_CKESR	bit 58 (4)	bit 78 (4)	bit 58 (4)
T_CKE	bit 40 (3)	bit 40 (3)	bit 40 (3)

## **DRAMTMG8**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
T_XS_DLL_X32	bit 68 (68)	bit 68 (68)	bit 68 (68)
T_XS_X32	bit 60 (5)	bit 60 (5)	bit 60 (5)
T_XS_ABORT_X32		bit 616 (3)	bit 616 (3)
T_XS_FAST_X32		bit 624 (3)	bit 624 (3)

#### **DRAMTMG9**

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
WR2RD_S		bit 50 (13)	bit 50 (13)
T_RRD_S		bit 38 (4)	bit 38 (4)
T_CCD_S		bit 216 (4)	bit 216 (4)
DDR4_WR_PREAMBLE		bit 30 (0)	bit 30 (0)

#### **DSGCR**

Field	lan966x	lan969x	sparx5
CKEOE	bit 31 (1)		
RSTOE	bit 30 (1)	bit 21 (1)	bit 21 (1)

ODTOE	bit 29 (1)		
СКОЕ	bit 28 (1)		
ODTPDD	bit 324 (0)		
CKEPDD	bit 320 (0)		
SDRMODE	bit 19 (0)	bit 119 (0)	bit 119 (0)
RRMODE	bit 18 (0)		
ATOAE	bit 17 (0)	bit 17 (0)	bit 17 (0)
DTOOE	bit 16 (0)	bit 16 (0)	bit 16 (0)
DTOIOM	bit 15 (0)	bit 15 (0)	bit 15 (0)
DTOPDR	bit 14 (1)	bit 14 (1)	bit 14 (1)
DTOPDD	bit 13 (1)		
DTOODT	bit 12 (0)	bit 12 (0)	bit 12 (0)
PUAD	bit 38 (4)	bit 38 (0)	bit 38 (0)
BRRMODE	bit 7 (0)		
DQSGX	bit 6 (0)	bit 16 (0)	bit 16 (0)
CUAEN	bit 5 (0)	bit 5 (0)	bit 5 (0)
LPPLLPD	bit 4 (1)	bit 4 (1)	bit 4 (1)
LPIOPD	bit 3 (1)	bit 3 (1)	bit 3 (1)
ZUEN	bit 2 (1)		
BDISEN	bit 1 (1)	bit 1 (1)	bit 1 (1)
PUREN	bit 0 (1)	bit 0 (1)	bit 0 (1)
CTLZUEN		bit 2 (0)	bit 2 (0)
RESERVED_13		bit 13 (0)	bit 13 (0)
WRRMODE		bit 18 (1)	bit 18 (1)
RRRMODE		bit 22 (1)	bit 22 (1)
PHYZUEN		bit 23 (0)	bit 23 (0)
LPACIOPD		bit 24 (0)	

RESERVED_31_25	bit 625 (0)	
RESERVED_31_24		bit 724 (0)

# **DTCR**

Applies to: lan966x

Field	lan966x	lan969x	sparx5
RFSHDT	bit 328 (9)		
RANKEN	bit 324 (15)		
DTEXD	bit 22 (0)		
DTDSTP	bit 21 (0)		
DTDEN	bit 20 (0)		
DTDBS	bit 316 (0)		
DTWDQMO	bit 14 (0)		
DTBDC	bit 13 (1)		
DTWBDDM	bit 12 (1)		
DTWDQM	bit 38 (5)		
DTCMPD	bit 7 (1)		
DTMPR	bit 6 (0)		
DTRANK	bit 14 (0)		
DTRPTN	bit 30 (7)		

## DTCR0

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
DTRPTN		bit 30 (7)	bit 30 (7)
RESERVED_5_4		bit 14 (0)	bit 14 (0)
DTMPR		bit 6 (0)	bit 6 (0)
DTCMPD		bit 7 (1)	bit 7 (1)

RESERVED_10_8	bit 28 (0)	bit 28 (0)
DTDBS4	bit 11 (0)	bit 11 (0)
DTWBDDM	bit 12 (1)	bit 12 (1)
DTBDC	bit 13 (1)	bit 13 (1)
DTRDBITR	bit 114 (2)	bit 114 (2)
DTDBS	bit 316 (0)	bit 316 (0)
DTDEN	bit 20 (0)	bit 20 (0)
DTDSTP	bit 21 (0)	bit 21 (0)
DTEXD	bit 22 (0)	bit 22 (0)
RESERVED_23	bit 23 (0)	
DTDRS	bit 124 (0)	bit 124 (0)
RESERVED_27_26	bit 126 (0)	bit 126 (0)
RFSHDT	bit 328 (8)	bit 328 (8)
DTEXG		bit 23 (0)

## DTCR1

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
BSTEN		bit 0 (1)	bit 0 (1)
RDLVLEN		bit 1 (1)	bit 1 (1)
RDPRMBL_TRN		bit 2 (1)	bit 2 (1)
RESERVED_3		bit 3 (0)	bit 3 (0)
RDLVLGS		bit 24 (3)	bit 24 (3)
RESERVED_7		bit 7 (0)	bit 7 (0)
RDLVLGDIFF		bit 28 (2)	bit 28 (2)
WLVLDPRD		bit 11 (1)	
DTRANK		bit 112 (0)	bit 112 (0)
RESERVED_15_14		bit 114 (0)	bit 114 (0)

RANKEN	bit 116 (3)	bit 116 (3)
RANKEN_RSVD	bit 1318 (0)	bit 1318 (0)
RESERVED_11		bit 11 (0)

## DTPR0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TRC	bit 526 (50)		
TRRD	bit 322 (7)	bit 524 (7)	bit 524 (7)
TRAS	bit 516 (36)	bit 616 (36)	bit 616 (36)
TRCD	bit 312 (14)		
TRP	bit 38 (14)	bit 68 (14)	bit 68 (14)
TWTR	bit 34 (8)		
TRTP	bit 30 (8)	bit 30 (8)	bit 30 (8)
RESERVED_7_4		bit 34 (0)	bit 34 (0)
RESERVED_15		bit 15 (0)	bit 15 (0)
RESERVED_23		bit 23 (0)	bit 23 (0)
RESERVED_31_30		bit 130 (0)	bit 130 (0)

## DTPR1

Field	lan966x	lan969x	sparx5
TAON_OFF_D	bit 130 (0)		
TWLO	bit 326 (8)		
TWLMRD	bit 520 (40)	bit 524 (40)	bit 524 (40)
TRFC	bit 811 (374)		
TFAW	bit 55 (38)	bit 716 (38)	bit 716 (38)
TMOD	bit 22 (4)	bit 28 (4)	bit 28 (4)

TMRD	bit 10 (2)	bit 40 (6)	bit 40 (6)
RESERVED_7_5		bit 25 (0)	bit 25 (0)
RESERVED_15_11		bit 411 (0)	bit 411 (0)
RESERVED_31_30		bit 130 (0)	bit 130 (0)

## DTPR2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TCCD	bit 31 (0)		
TRTW	bit 30 (0)	bit 28 (0)	bit 28 (0)
TRTODT	bit 29 (0)	bit 24 (0)	bit 24 (0)
TDLLK	bit 919 (512)		
TCKE	bit 315 (6)	bit 316 (6)	bit 316 (6)
TXP	bit 410 (26)		
TXS	bit 90 (512)	bit 90 (512)	bit 90 (512)
RESERVED_15_10		bit 510 (0)	bit 510 (0)
RESERVED_23_20		bit 320 (0)	bit 320 (0)
RESERVED_27_25		bit 225 (0)	bit 225 (0)
RESERVED_31_29		bit 229 (0)	bit 229 (0)

## DTPR3

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
TDQSCK		bit 20 (1)	bit 20 (1)
RESERVED_7_3		bit 43 (0)	bit 43 (0)
TDQSCKMAX		bit 28 (1)	bit 28 (1)
RESERVED_15_11		bit 411 (0)	bit 411 (0)
TDLLK		bit 916 (384)	bit 916 (384)

TCCD	bit 226 (0	bit 226 (0)
TOFDX	bit 229 (0	bit 229 (0)

## DTPR4

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
TXP		bit 40 (26)	bit 40 (26)
RESERVED_7_5		bit 25 (0)	bit 25 (0)
TWLO		bit 38 (8)	bit 38 (8)
RESERVED_15_12		bit 312 (0)	bit 312 (0)
TRFC		bit 916 (374)	bit 916 (374)
RESERVED_27_26		bit 126 (0)	bit 126 (0)
TAOND_TAOFD		bit 128 (0)	bit 128 (0)
RESERVED_31_30		bit 130 (0)	bit 130 (0)

## DTPR5

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
TWTR		bit 40 (8)	bit 40 (8)
RESERVED_7_5		bit 25 (0)	bit 25 (0)
TRCD		bit 68 (14)	bit 68 (14)
RESERVED_15		bit 15 (0)	bit 15 (0)
TRC		bit 716 (50)	bit 716 (50)
RESERVED_31_24		bit 724 (0)	bit 724 (0)

## **DXCCR**

Field	lan966x	lan969x	sparx5
DDPDRCDO	bit 328 (4)		

DDBDDCDO	hi+ 2 24 (4)		
DDPDDCDO	bit 324 (4)		
DYNDXPDR	bit 23 (0)		
DYNDXPDD	bit 22 (0)		
UDQIOM	bit 21 (0)	bit 21 (0)	bit 21 (0)
UDQPDR	bit 20 (1)		
UDQPDD	bit 19 (1)		
UDQODT	bit 18 (0)		
MSBUDQ	bit 215 (0)	bit 215 (0)	bit 215 (0)
DQSNRES	bit 39 (12)	bit 39 (12)	bit 39 (12)
DQSRES	bit 35 (4)	bit 35 (4)	bit 35 (4)
DXPDR	bit 4 (0)		
DXPDD	bit 3 (0)		
MDLEN	bit 2 (1)	bit 2 (1)	bit 2 (1)
DXIOM	bit 1 (0)	bit 1 (0)	bit 1 (0)
DXODT	bit 0 (0)	bit 0 (0)	bit 0 (0)
DQSGLB		bit 13 (0)	bit 13 (0)
DXSR		bit 113 (0)	bit 113 (0)
RESERVED_19_18		bit 118 (0)	
QSCNTENCTL		bit 20 (0)	
QSCNTEN		bit 22 (1)	bit 22 (1)
DXDCCBYP		bit 23 (1)	bit 23 (1)
RESERVED_28_24		bit 424 (0)	bit 424 (0)
RKLOOP		bit 29 (1)	bit 29 (1)
X4DQSMD		bit 30 (0)	bit 30 (0)
X4MODE		bit 31 (0)	bit 31 (0)
RESERVED_20_18			bit 218 (0)

## ECCCFG0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
ECC_REGION_MAP_GRANU	bit 130 (0)	bit 130 (0)	
ECC_REGION_MAP_OTHER	bit 29 (0)	bit 29 (0)	
ECC_AP_ERR_THRESHOLD	bit 24 (0)	bit 24 (0)	
BLK_CHANNEL_IDLE_TIME_X32	bit 516 (63)	bit 516 (63)	
ECC_REGION_MAP	bit 68 (127)	bit 68 (127)	
ECC_REGION_REMAP_EN	bit 7 (0)	bit 7 (0)	
ECC_AP_EN	bit 6 (1)	bit 6 (1)	
DIS_SCRUB	bit 4 (0)	bit 4 (0)	bit 4 (0)
ECC_MODE	bit 20 (0)	bit 20 (0)	bit 20 (0)

#### INIT0

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
SKIP_DRAM_INIT	bit 130 (0)	bit 130 (0)	bit 130 (0)
POST_CKE_X1024	bit 916 (2)	bit 916 (2)	bit 916 (2)
PRE_CKE_X1024	bit 110 (78)	bit 110 (78)	bit 110 (78)

## INIT1

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DRAM_RSTN_X1024	bit 816 (0)	bit 816 (0)	bit 816 (0)
PRE_OCD_X32	bit 30 (0)	bit 30 (0)	bit 30 (0)

## INIT3

Field	lan966x	lan969x	sparx5
MR	bit 1516 (0)	bit 1516 (0)	bit 1516 (0)
EMR	bit 150 (1296)	bit 150 (1296)	bit 150 (1296)

#### INIT4

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
EMR2	bit 1516 (0)	bit 1516 (0)	bit 1516 (0)
EMR3	bit 150 (0)	bit 150 (0)	bit 150 (0)

#### INIT5

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DEV_ZQINIT_X32	bit 716 (16)	bit 716 (16)	bit 716 (16)
MAX_AUTO_INIT_X1024			bit 90 (4)

## INIT6

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
MR5		bit 150 (0)	bit 150 (0)
MR4		bit 1516 (0)	bit 1516 (0)

#### INIT7

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
MR6		bit 150 (0)	bit 150 (0)

## **MSTR**

Field	lan966x	lan969x	sparx5	
-------	---------	---------	--------	--

ACTIVE_RANKS	bit 124 (3)	bit 124 (3)	bit 124 (3)
BURST_RDWR	bit 316 (4)	bit 316 (4)	bit 316 (4)
DLL_OFF_MODE	bit 15 (0)	bit 15 (0)	bit 15 (0)
DATA_BUS_WIDTH	bit 112 (0)	bit 112 (0)	bit 112 (0)
EN_2T_TIMING_MODE	bit 10 (0)	bit 10 (0)	bit 10 (0)
BURSTCHOP	bit 9 (0)	bit 9 (0)	bit 9 (0)
DDR3	bit 0 (1)	bit 0 (1)	bit 0 (1)
DDR4		bit 4 (0)	bit 4 (0)
GEARDOWN_MODE		bit 11 (0)	bit 11 (0)
DEVICE_CONFIG		bit 130 (0)	bit 130 (0)
LPDDR2			bit 2 (0)
LPDDR3			bit 3 (0)

# **ODTCFG**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
WR_ODT_HOLD	bit 324 (4)	bit 324 (4)	bit 324 (4)
WR_ODT_DELAY	bit 416 (0)	bit 416 (0)	bit 416 (0)
RD_ODT_HOLD	bit 38 (4)	bit 38 (4)	bit 38 (4)
RD_ODT_DELAY	bit 42 (0)	bit 42 (0)	bit 42 (0)

## **PCCFG**

Field	lan966x	lan969x	sparx5
BL_EXP_MODE	bit 8 (0)	bit 8 (0)	bit 8 (0)
PAGEMATCH_LIMIT	bit 4 (0)	bit 4 (0)	bit 4 (0)
GO2CRITICAL_EN	bit 0 (0)	bit 0 (0)	bit 0 (0)

PGCR2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
DYNACPDD	bit 31 (0)		
LPMSTRC0	bit 30 (0)		
ACPDDC	bit 29 (0)		
SHRAC	bit 28 (0)		
DTPMXTMR	bit 720 (15)	bit 720 (0)	bit 720 (0)
FXDLAT	bit 19 (0)	bit 19 (0)	bit 19 (0)
NOBUB	bit 18 (0)		
TREFPRD	bit 170 (74880)	bit 170 (74880)	bit 170 (74880)
CSNCIDMUX		bit 18 (0)	bit 18 (0)
FXDLATINCR		bit 28 (0)	bit 28 (0)
RFSHMODE		bit 129 (0)	bit 129 (0)
RESERVED_31		bit 31 (0)	bit 31 (0)

## PTR<sub>0</sub>

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TPLLPD	bit 1021 (534)	bit 1021 (534)	bit 1021 (534)
TPLLGS	bit 146 (2134)	bit 146 (2134)	bit 146 (2134)
TPHYRST	bit 50 (16)	bit 50 (16)	bit 50 (16)

## PTR1

Field	lan966x	lan969x	sparx5
TPLLLOCK	bit 1516 (53334)	bit 1615 (53334)	bit 1615 (53334)
TPLLRST	bit 120 (4800)	bit 120 (4800)	bit 120 (4800)

## PTR2

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TWLDLYS	bit 415 (16)	bit 415 (16)	bit 415 (16)
TCALH	bit 410 (15)	bit 410 (15)	bit 410 (15)
TCALS	bit 45 (15)	bit 45 (15)	bit 45 (15)
TCALON	bit 40 (15)	bit 40 (15)	bit 40 (15)
RESERVED_31_20		bit 1120 (0)	bit 1120 (0)

## PTR3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TDINIT1	bit 920 (384)	bit 920 (384)	bit 920 (384)
TDINIT0	bit 190 (533334)	bit 190 (533334)	bit 190 (533334)
RESERVED_31_30		bit 130 (0)	bit 130 (0)

## PTR4

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
TDINIT3	bit 918 (683)	bit 1018 (800)	bit 1018 (800)
TDINIT2	bit 170 (213334)	bit 170 (213334)	bit 170 (213334)
RESERVED_31_29		bit 229 (0)	bit 229 (0)

## **PWRCTL**

Field	lan966x	lan969x	sparx5
DIS_CAM_DRAIN_SELFREF	bit 7 (0)	bit 7 (0)	bit 7 (0)

SELFREF_SW	bit 5 (0)	bit 5 (0)	bit 5 (0)
EN_DFI_DRAM_CLK_DISABLE	bit 3 (0)	bit 3 (0)	bit 3 (0)
POWERDOWN_EN	bit 1 (0)	bit 1 (0)	bit 1 (0)
SELFREF_EN	bit 0 (0)	bit 0 (0)	bit 0 (0)
MPSM_EN		bit 4 (0)	bit 4 (0)
DEEPPOWERDOWN_EN			bit 2 (0)

# **RFSHCTL0**

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
REFRESH_MARGIN	bit 320 (2)	bit 320 (2)	bit 320 (2)
REFRESH_TO_X1_X32	bit 412 (16)	bit 412 (16)	
REFRESH_BURST	bit 54 (0)	bit 54 (0)	bit 44 (0)
PER_BANK_REFRESH			bit 2 (0)
REFRESH_TO_X32			bit 412 (16)

## RFSHCTL3

Applies to: lan966x lan969x sparx5

Field	lan966x	lan969x	sparx5
REFRESH_UPDATE_LEVEL	bit 1 (0)	bit 1 (0)	bit 1 (0)
DIS_AUTO_REFRESH	bit 0 (0)	bit 0 (0)	bit 0 (0)
REFRESH_MODE		bit 24 (0)	bit 24 (0)

## **RFSHTMG**

Field	lan966x	lan969x	sparx5
T_RFC_NOM_X1_X32	bit 1116 (98)	bit 1116 (98)	
T_RFC_MIN	bit 90 (140)	bit 90 (140)	bit 90 (140)
LPDDR3_TREFBW_EN			bit 15 (0)

## **SBRCTL**

Applies to:

sparx5

Field	lan966x	lan969x	sparx5
SCRUB_INTERVAL	bit 128 (255)	bit 128 (255)	bit 128 (255)
SCRUB_BURST	bit 24 (1)	bit 24 (1)	bit 24 (1)
SCRUB_MODE	bit 2 (0)	bit 2 (0)	bit 2 (0)
SCRUB_DURING_LOWPOWER	bit 1 (0)	bit 1 (0)	bit 1 (0)
SCRUB_EN	bit 0 (0)	bit 0 (0)	bit 0 (0)

## SCHCR1

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
RESERVED_1_0		bit 10 (0)	bit 10 (0)
ALLRANK		bit 2 (0)	bit 2 (0)
RESERVED_3		bit 3 (0)	bit 3 (0)
SCBK		bit 14 (0)	bit 14 (0)
SCBG		bit 16 (0)	bit 16 (0)
SCADDR		bit 198 (0)	bit 198 (0)
SCRNK		bit 328 (0)	bit 328 (0)

# ZQ0CR0

Applies to: lan966x

Field	lan966x	lan969x	sparx5
ZQ0_ZQPD	bit 31 (0)		
ZQ0_ZCALEN	bit 30 (1)		

ZQ0_ZCALBYP	bit 29 (0)	
ZQ0_ZDEN	bit 28 (0)	
ZQ0_ZDATA	bit 270 (330)	

# ZQ0CR1

Applies to: lan966x

Field	lan966x	lan969x	sparx5
ZQ0_DFIPU1	bit 17 (0)		
ZQ0_DFIPU0	bit 16 (0)		
ZQ0_DFICCU	bit 14 (0)		
ZQ0_DFICU1	bit 13 (0)		
ZQ0_DFICU0	bit 12 (1)		
ZQ0_ZPROG	bit 70 (123)		

# **ZQ0PR**

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
RESERVED_7_0		bit 70 (0)	
ZPROG_ASYM_DRV_PU		bit 38 (11)	bit 38 (11)
ZPROG_ASYM_DRV_PD		bit 312 (11)	bit 312 (11)
ZPROG_PU_ODT_ONLY		bit 316 (7)	bit 316 (7)
PU_DRV_ADJUST		bit 120 (0)	bit 120 (0)
PD_DRV_ADJUST		bit 122 (0)	bit 122 (0)
RESERVED_27_24		bit 324 (0)	
PU_ODT_ONLY		bit 28 (0)	
ZSEGBYP		bit 29 (0)	
ODT_ZDEN		bit 30 (0)	
DRV_ZDEN		bit 31 (0)	

ZQDIV	bit 70 (123)
ZCTRL_UPPER	bit 324 (0)
RESERVED_31_28	bit 328 (0)

## ZQ1CR0

Applies to: lan966x

Field	lan966x	lan969x	sparx5
ZQ1_ZQPD	bit 31 (0)		
ZQ1_ZCALEN	bit 30 (1)		
ZQ1_ZCALBYP	bit 29 (0)		
ZQ1_ZDEN	bit 28 (0)		
ZQ1_ZDATA	bit 270 (330)		

# ZQ1CR1

Applies to: lan966x

Field	lan966x	lan969x	sparx5
ZQ1_DFIPU1	bit 17 (0)		
ZQ1_DFIPU0	bit 16 (0)		
ZQ1_DFICCU	bit 14 (0)		
ZQ1_DFICU1	bit 13 (0)		
ZQ1_DFICU0	bit 12 (1)		
ZQ1_ZPROG	bit 70 (123)		

## ZQ1PR

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
RESERVED_7_0		bit 70 (0)	
ZPROG_ASYM_DRV_PU		bit 38 (11)	bit 38 (11)
ZPROG_ASYM_DRV_PD		bit 312 (11)	bit 312 (11)

ZPROG_PU_ODT_ONLY	bit 316 (7)	bit 316 (7)
PU_DRV_ADJUST	bit 120 (0)	bit 120 (0)
PD_DRV_ADJUST	bit 122 (0)	bit 122 (0)
RESERVED_27_24	bit 324 (0)	
PU_ODT_ONLY	bit 28 (0)	
ZSEGBYP	bit 29 (0)	
ODT_ZDEN	bit 30 (0)	
DRV_ZDEN	bit 31 (0)	
ZQDIV		bit 70 (123)
ZCTRL_UPPER		bit 324 (0)
RESERVED_31_28		bit 328 (0)

# ZQ2PR

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
RESERVED_7_0		bit 70 (0)	
ZPROG_ASYM_DRV_PU		bit 38 (0)	bit 38 (11)
ZPROG_ASYM_DRV_PD		bit 312 (0)	bit 312 (11)
ZPROG_PU_ODT_ONLY		bit 316 (0)	bit 316 (7)
PU_DRV_ADJUST		bit 120 (0)	bit 120 (0)
PD_DRV_ADJUST		bit 122 (0)	bit 122 (0)
RESERVED_27_24		bit 324 (0)	
PU_ODT_ONLY		bit 28 (0)	
ZSEGBYP		bit 29 (0)	
ODT_ZDEN		bit 30 (0)	
DRV_ZDEN		bit 31 (0)	
ZQDIV			bit 70 (123)
ZCTRL_UPPER			bit 324 (0)

RESERVED_31_28			bit 328 (0)
----------------	--	--	-------------

## **ZQCR**

Applies to: lan969x sparx5

Field	lan966x	lan969x	sparx5
RESERVED_0		bit 0 (0)	bit 0 (0)
TERM_OFF		bit 1 (0)	bit 1 (0)
ZQPD		bit 2 (0)	bit 2 (0)
RESERVED_7_3		bit 43 (0)	bit 43 (0)
PGWAIT		bit 28 (5)	bit 28 (5)
ZCALT		bit 211 (1)	bit 211 (1)
AVGMAX		bit 114 (2)	bit 114 (2)
AVGEN		bit 16 (1)	bit 16 (1)
IODLMT		bit 717 (2)	bit 617 (2)
RESERVED_26_25		bit 125 (0)	
FORCE_ZCAL_VT_UPDATE		bit 27 (0)	bit 27 (0)
RESERVED_31_28		bit 328 (0)	
ASYM_DRV_EN			bit 24 (0)
PU_ODT_ONLY			bit 25 (0)
DIS_NON_LIN_COMP			bit 26 (1)
ZCTRL_UPPER			bit 328 (0)

# Register documentation reference

Register	lan966x	lan969x	sparx5
ADDRMAP0	Address Map	Address Map	Address Map
	Register 0	Register 0	Register 0
ADDRMAP1	Address Map	Address Map	Address Map
	Register 1	Register 1	Register 1

ADDRMAP2	Address Map	Address Map	Address Map
	Register 2	Register 2	Register 2
ADDRMAP3	Address Map	Address Map	Address Map
	Register 3	Register 3	Register 3
ADDRMAP4	Address Map	Address Map	Address Map
	Register 4	Register 4	Register 4
ADDRMAP5	Address Map	Address Map	Address Map
	Register 5	Register 5	Register 5
ADDRMAP6	Address Map	Address Map	Address Map
	Register 6	Register 6	Register 6
ADDRMAP7	-	Address Map Register 7	Address Map Register 7
ADDRMAP8	-	Address Map Register 8	Address Map Register 8
CRCPARCTL1	-	CRC Parity Control Register 1	CRC Parity Control Register1
DBICTL	-	DM/DBI Control Register	DM/DBI Control Register
DCR	DRAM	DRAM	DRAM
	Configuration	Configuration	Configuration
	Register	Register	Register
DFIMISC	DFI Miscellaneous	DFI Miscellaneous	DFI Miscellaneous
	Control Register	Control Register	Control Register
DFITMG0	DFI Timing	DFI Timing	DFI Timing
	Register 0	Register 0	Register 0
DFITMG1	DFI Timing	DFI Timing	DFI Timing
	Register 1	Register 1	Register 1
DFIUPD0	DFI Update	DFI Update	DFI Update
	Register 0	Register 0	Register 0
DFIUPD1	DFI Update	DFI Update	DFI Update
	Register 1	Register 1	Register 1
DRAMTMG0	SDRAM Timing	SDRAM Timing	SDRAM Timing
	Register 0	Register 0	Register 0
DRAMTMG1	SDRAM Timing	SDRAM Timing	SDRAM Timing
	Register 1	Register 1	Register 1
DRAMTMG12	-	SDRAM Timing Register 12	SDRAM Timing Register 12

DRAMTMG2	SDRAM Timing	SDRAM Timing	SDRAM Timing
	Register 2	Register 2	Register 2
DRAMTMG3	SDRAM Timing	SDRAM Timing	SDRAM Timing
	Register 3	Register 3	Register 3
DRAMTMG4	SDRAM Timing	SDRAM Timing	SDRAM Timing
	Register 4	Register 4	Register 4
DRAMTMG5	SDRAM Timing	SDRAM Timing	SDRAM Timing
	Register 5	Register 5	Register 5
DRAMTMG8	SDRAM Timing	SDRAM Timing	SDRAM Timing
	Register 8	Register 8	Register 8
DRAMTMG9	-	SDRAM Timing Register 9	SDRAM Timing Register 9
DSGCR	DDR System	DDR System	DDR System
	General	General	General
	Configuration	Configuration	Configuration
	Register	Register	Register
DTCR	Data Training Configuration Register	-	-
DTCR0	-	Data Training Configuration Register 0	Data Training Configuration Register 0
DTCR1	-	Data Training Configuration Register 1	Data Training Configuration Register 1
DTPR0	DRAM Timing	DRAM Timing	DRAM Timing
	Parameters	Parameters	Parameters
	Register 0	Register 0	Register 0
DTPR1	DRAM Timing	DRAM Timing	DRAM Timing
	Parameters	Parameters	Parameters
	Register 1	Register 1	Register 1
DTPR2	DRAM Timing	DRAM Timing	DRAM Timing
	Parameters	Parameters	Parameters
	Register 2	Register 2	Register 2
DTPR3	-	DRAM Timing Parameters Register 3	DRAM Timing Parameters Register 3
DTPR4	-	DRAM Timing Parameters Register 4	DRAM Timing Parameters Register 4

DTPR5	-	DRAM Timing Parameters Register 5	DRAM Timing Parameters Register 5
DXCCR	DATX8 Common	DATX8 Common	DATX8 Common
	Configuration	Configuration	Configuration
	Register	Register	Register
ECCCFG0	ECC	ECC	ECC
	Configuration	Configuration	Configuration
	Register 0	Register 0	Register 0
INIT0	SDRAM	SDRAM	SDRAM
	Initialization	Initialization	Initialization
	Register 0	Register 0	Register 0
INIT1	SDRAM	SDRAM	SDRAM
	Initialization	Initialization	Initialization
	Register 1	Register 1	Register 1
INIT3	SDRAM	SDRAM	SDRAM
	Initialization	Initialization	Initialization
	Register 3	Register 3	Register 3
INIT4	SDRAM	SDRAM	SDRAM
	Initialization	Initialization	Initialization
	Register 4	Register 4	Register 4
INIT5	SDRAM	SDRAM	SDRAM
	Initialization	Initialization	Initialization
	Register 5	Register 5	Register 5
INIT6	-	SDRAM Initialization Register 6	SDRAM Initialization Register 6
INIT7	-	SDRAM Initialization Register 7	SDRAM Initialization Register 7
MSTR	Master Register0	Master Register 0	Master Register0
ODTCFG	ODT	ODT	ODT
	Configuration	Configuration	Configuration
	Register	Register	Register
PCCFG	Port Common	Port Common	Port Common
	Configuration	Configuration	Configuration
	Register	Register	Register
PGCR2	PHY General	PHY General	PHY General
	Configuration	Configuration	Configuration
	Register 2	Register 2	Register 2

PTR0	PHY Timing	PHY Timing	PHY Timing
	Register 0	Register 0	Register 0
PTR1	PHY Timing	PHY Timing	PHY Timing
	Register 1	Register 1	Register 1
PTR2	PHY Timing	PHY Timing	PHY Timing
	Register 2	Register 2	Register 2
PTR3	PHY Timing	PHY Timing	PHY Timing
	Register 3	Register 3	Register 3
PTR4	PHY Timing	PHY Timing	PHY Timing
	Register 4	Register 4	Register 4
PWRCTL	Low Power	Low Power	Low Power
	Control Register	Control Register	Control Register
RFSHCTL0	Refresh Control	Refresh Control	Refresh Control
	Register 0	Register 0	Register 0
RFSHCTL3	Refresh Control	Refresh Control	Refresh Control
	Register 3	Register 3	Register 3
RFSHTMG	Refresh Timing	Refresh Timing	Refresh Timing
	Register	Register	Register
SBRCTL	Scrubber Control	Scrubber Control	Scrubber Control
	Register	Register	Register
SCHCR1	-	Scheduler Command Register 1	Scheduler Command Register 1
ZQ0CR0	ZQ n Impedance Control Register 0	-	-
ZQ0CR1	ZQ n Impedance Control Register 1	-	-
ZQ0PR	-	ZQ n Impedance Control Program Register	ZQ n Impedance Control Program Register
ZQ1CR0	ZQ n Impedance Control Register 0	-	-
ZQ1CR1	ZQ n Impedance Control Register 1	-	-
ZQ1PR	-	ZQ n Impedance Control Program Register	ZQ n Impedance Control Program Register

ZQ2PR	-	ZQ n Impedance Control Program Register	ZQ n Impedance Control Program Register
ZQCR	-	ZQ Impedance Control Register	ZQ Impedance Control Register

# Register fields documentation reference

## ADDRMAP0 fields

Field	lan966x	lan969x	sparx5
ADDRMAP_CS_BIT0	Valid Range: 0 to 2 selected HIF addre internal base to the	dress bit used as rar 9, and 31 Internal B ess bit is determined e value of this field. ress bit 0 is set to 0.	ase: 6 The by adding the If unused, set to 31

## ADDRMAP1 fields

Field	lan966x	lan969x	sparx5
ADDRMAP_BANK_B2	Selects the HIF ad bank address bit 2 to 31, and 63 Interselected HIF addred determined by add base to the value of unused, set to 63 a address bit 2 is set Programming Mod	. Valid Range: 0 mal Base: 4 The less bit is ling the internal of this field. If and then bank it to 0.	Selects the HIF address bit used as bank address bit 2. Valid Range: 0 to 31 and 63 Internal Base: 4 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 63 and then bank address bit 2 is set to 0. Programming Mode: Static

#### ADDRMAP\_BANK\_B1

Selects the HIF address bits used as bank address bit 1. Valid Range: 0 to 32, and 63 Internal Base: 3 The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field. If unused, set to 63 and then bank address bit 1 is set to 0. Programming Mode: Static

Selects the HIF address bits used as bank address bit 1. Valid Range: 0 to 32 and 63 Internal Base: 3 The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field. If unused, set to 63 and then bank address bit 1 is set to 0. Programming Mode: Static

#### ADDRMAP BANK BO

Selects the HIF address bits used as bank address bit 0. Valid Range: 0 to 32, and 63 Internal Base: 2 The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field. If unused, set to 63 and then bank address bit 0 is set to 0. Programming Mode: Static

Selects the HIF address bits used as bank address bit 0. Valid Range: 0 to 32 and 63 Internal Base: 2 The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field. If unused, set to 63 and then bank address bit 0 is set to 0. Programming Mode: Static

#### ADDRMAP2 fields

- Full bus width mode Selects the HIF address bit used as column address bit 5 Half bus width mode Selects the HIF address bit used as column address bit 6 Quarter bus width mode Selects the HIF address bit used as column address bit 7 Valid Range: 0 to 7, and 15 Internal Base: 5 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then this column address bit is set to 0. Programming Mode: Static
- Full bus width mode: Selects the HIF address bit used as column address bit 5. Half bus width mode: Selects the HIF address bit used as column address bit 6. Quarter bus width mode: Selects the HIF address bit used as column address bit 7. Valid Range: 0 to 7, and 15 Internal Base: 5 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then this column address bit is set to 0. Programming Mode: Static

#### ADDRMAP\_COL\_B4

- Full bus width mode Selects the HIF address bit used as column address bit 4 Half bus width mode Selects the HIF address bit used as column address bit 5 Quarter bus width mode Selects the HIF address bit used as column address bit 6 Valid Range: 0 to 7, and 15 Internal Base: 4 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then this column address bit is set to 0. Programming Mode: Static
- Full bus width mode: Selects the HIF address bit used as column address bit 4. Half bus width mode: Selects the HIF address bit used as column address bit 5. Quarter bus width mode: Selects the HIF address bit used as column address bit 6. Valid Range: 0 to 7, and 15 Internal Base: 4 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then this column address bit is set to 0. Programming Mode: Static

- Full bus width mode - Selects the HIF address bit used as column address bit 3 - Half bus width mode - Selects the HIF address bit used as column address bit 4 -Quarter bus width mode - Selects the HIF address bit used as column address bit 5 Valid Range: 0 to 7, x. x indicates a valid value in the inline ECC configuration. Internal Base: 3 The selected HIF address bit is determined by adding the internal base to the value of this field. Note, if UMCTL2 INCL ARB=1, MEMC BURST LENGTH=16, Full bus width (MSTR.data bus width=00) and BL16 (MSTR.burst rdwr=1000), it is recommended to program this to 0. In Inline ECC configuration (MEMC INLINE ECC=1) and Inline ECC mode is enabled (ECCCFG0.ecc mode=4), if MEMC BURST LENGTH is 16, number of column address is 10 and work on half bus width mode, column bit 8, column bit 7 and column bit 3 must map to the highest 3 valid HIF address bits. This register need be set to x. (x =the highest valid HIF address bit internal base - 2) Programming Mode: Static

- Full bus width mode: Selects the HIF address bit used as column address bit 3. - Half bus width mode: Selects the HIF address bit used as column address bit 4. -Quarter bus width mode: Selects the HIF address bit used as column address bit 5. Valid Range: 0 to 7 Internal Base: 3 The selected HIF address bit is determined by adding the internal base to the value of this field. Note, if UMCTL2 INCL ARB=1, MEMC\_BURST\_LENGTH=16, Full bus width (MSTR.data bus width=00) and BL16 (MSTR.burst rdwr=1000), it is recommended to program this to 0. Programming Mode: Static

- Full bus width mode - Selects the HIF address bit used as column address bit 2 - Half bus width mode - Selects the HIF address bit used as column address bit 3 -Quarter bus width mode - Selects the HIF address bit used as column address bit 4 Valid Range: 0 to 7 Internal Base: 2 The selected HIF address bit is determined by adding the internal base to the value of this field. Note, if UMCTL2 INCL ARB=1 and MEMC\_BURST\_LENGTH=8, it is required to program this to 0 unless: - In Half or Quarter bus width (MSTR.data bus width!=00) and - PCCFG.bl exp mode==1 and either - In DDR4 and ADDRMAP8.addrmap bg b0==0or - In LPDDR4 and ADDRMAP1.addrmap bank b0==0If UMCTL2 INCL ARB=1 and MEMC BURST LENGTH=16, it is required to program this to 0 unless: - In Half or Quarter bus width (MSTR.data bus width!=00) and - PCCFG.bl exp mode==1 and - In DDR4 and ADDRMAP8.addrmap bg b0==0Otherwise, if MEMC BURST LENGTH=8 and Full Bus Width (MSTR.data bus width==00), it is recommended to program this to 0 so that HIF[2] maps to column address bit 2. If MEMC BURST LENGTH=16 and Full Bus Width (MSTR.data bus width==00), it is recommended to program this to 0 so that HIF[2] maps to column address bit 2. If MEMC BURST LENGTH=16 and Half Bus Width (MSTR.data bus width==01), it is recommended to program this to 0 so that HIF[2] maps to column address bit 3. Programming Mode: Static

- Full bus width mode: Selects the HIF address bit used as column address bit 2. - Half bus width mode: Selects the HIF address bit used as column address bit 3. -Quarter bus width mode: Selects the HIF address bit used as column address bit 4. Valid Range: 0 to 7 Internal Base: 2 The selected HIF address bit is determined by adding the internal base to the value of this field. Note, if UMCTL2 INCL ARB=1 and MEMC\_BURST\_LENGTH=8, it is required to program this to 0 unless: - in Half or Quarter bus width (MSTR.data bus width!=00) and - PCCFG.bl exp mode==1 and either - In DDR4 and ADDRMAP8.addrmap bg b0==0or - In LPDDR4 and ADDRMAP1.addrmap bank b0==0If UMCTL2 INCL ARB=1 and MEMC BURST LENGTH=16, it is required to program this to 0 unless: - in Half or Quarter bus width (MSTR.data bus width!=00) and - PCCFG.bl exp mode==1 and - In DDR4 and ADDRMAP8.addrmap bg b0==0Otherwise, if MEMC BURST LENGTH=8 and Full Bus Width (MSTR.data bus width==00), it is recommended to program this to 0 so that HIF[2] maps to column address bit 2. If MEMC BURST LENGTH=16 and Full Bus Width (MSTR.data bus width==00), it is recommended to program this to 0 so that HIF[2] maps to column address bit 2. If MEMC BURST LENGTH=16 and Half Bus Width (MSTR.data bus width==01), it is recommended to program this to 0 so that HIF[2] maps to column address bit 3. Programming Mode: Static

## ADDRMAP3 fields

Field lan966x lan969x	sparx5
-----------------------	--------

- Full bus width mode -Selects the HIF address bit used as column address bit 9 -Half bus width mode - Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode) -Quarter bus width mode -Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode) Valid Range: 0 to 7, x, and 31. x indicates a valid value in the inline ECC configuration. Internal Base: 9 The selected HIF address bit is determined by adding the internal base to the value of this field. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating autoprecharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used. In Inline ECC configuration (MEMC INLINE ECC=1) and Inline ECC mode is enabled (ECCCFG0.ecc mode=4), the highest 3 column address bits must map to the highest 3 valid HIF address bits. If column bit 9 is the highest column address bit, it must map to the highest valid HIF address bit. (x = the highest)valid HIF address bit internal base) If column bit 9 is the second highest column address bit, it must map to the second highest valid HIF address bit. (x = the highest)valid HIF address bit - 1 internal base) If column bit 9 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = the highest)valid HIF address bit - 2 -

- Full bus width mode: Selects the HIF address bit used as column address bit 9. - Half bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode). - Quarter bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode). Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration. Internal Base: 9 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then this column address bit is set to 0. Note: Per JEDEC DDR2/ 3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used. In Inline ECC configuration (MEMC INLINE ECC=1) and ECC is enabled (ECCCFG0.ecc mode>0), the highest 3 column address bits must map to the highest 3 valid HIF address bits. If column bit 9 is the highest column address bit, it must map to the highest valid HIF address bit. (x = the highest valid HIF address bit - internal base) If column bit 9 is the second highest column address bit, it must map to the second

internal base) If unused, set

to 31 and then this column address bit is set to 0. Programming Mode: Static

highest valid HIF address bit. (x = the highest valid HIF address bit - 1 - internal base) If column bit 9 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = the highest valid HIF address bit - 2 - internal base) if it is unused, set to 31. Programming Mode: Static

- Full bus width mode -Selects the HIF address bit used as column address bit 8 -Half bus width mode - Selects the HIF address bit used as column address bit 9 -Quarter bus width mode -Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode) Valid Range: 0 to 7, x, and 31. x indicates a valid value in the inline ECC configuration. Internal Base: 8 The selected HIF address bit is determined by adding the internal base to the value of this field. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating autoprecharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used. In Inline ECC configuration (MEMC INLINE ECC=1) and Inline ECC mode is enabled (ECCCFG0.ecc mode=4), the highest 3 column address bits must map to the highest 3 valid HIF address bits. If column bit 8 is the second highest column address bit, it must map to the second highest valid HIF address bit. (x = the highest valid HIF)address bit - 1 - internal base) If column bit 8 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = thehighest valid HIF address bit -2 - internal base) If unused, set to 31 and then this column address bit is set to 0. Programming Mode: Static

- Full bus width mode: Selects the HIF address bit used as column address bit 8. - Half bus width mode: Selects the HIF address bit used as column address bit 9. -Quarter bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode). Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration. Internal Base: 8 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then this column address bit is set to 0. Note: Per JEDEC DDR2/ 3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used. In Inline ECC configuration (MEMC INLINE ECC=1) and ECC is enabled (ECCCFG0.ecc mode>0), the highest 3 column address bits must map to the highest 3 valid HIF address bits. If column bit 8 is the second highest column address bit, it must map to the second highest valid HIF address bit. (x = the)highest valid HIF address bit - 1 - internal base) If column bit 8 is the third highest column address bit, it must map to the third highest valid

#### ADDRMAP COL B7

- Full bus width mode -Selects the HIF address bit used as column address bit 7 -Half bus width mode - Selects the HIF address bit used as column address bit 8 -Ouarter bus width mode -Selects the HIF address bit used as column address bit 9 Valid Range: 0 to 7, x, and 31. x indicates a valid value in the inline ECC configuration. Internal Base: 7 The selected HIF address bit is determined by adding the internal base to the value of this field. In Inline ECC configuration (MEMC INLINE ECC=1) and Inline ECC mode is enabled (ECCCFG0.ecc mode=4), the highest 3 column address bits must map to the highest 3 valid HIF address bits. If column bit 7 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = thehighest valid HIF address bit -2 - internal base) If unused, set to 31 and then this column address bit is set to 0. Programming Mode: Static

HIF address bit. (x = the highest valid HIF address bit - 2 - internal base) if it is unused, set to 31. Programming Mode: Static

- Full bus width mode: Selects the HIF address bit used as column address bit 7. - Half bus width mode: Selects the HIF address bit used as column address bit 8. -Ouarter bus width mode: Selects the HIF address bit used as column address bit 9. Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration. Internal Base: 7 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then this column address bit is set to 0. In Inline ECC configuration (MEMC INLINE ECC=1) and ECC is enabled (ECCCFG0.ecc mode>0), the highest 3 column address bits must map to the highest 3 valid HIF address bits. If column bit 7 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = the)highest valid HIF address bit - 2 - internal base) if it is unused, set to 31. Programming Mode: Static

- Full bus width mode -Selects the HIF address bit used as column address bit 6. - Half bus width mode -Selects the HIF address bit used as column address bit 7. - Quarter bus width mode -Selects the HIF address bit used as column address bit 8. Valid Range: 0 to 7, x and 31. x indicates a valid value in the inline ECC configuration. Internal Base: 6 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then this column address bit is set to 0. In Inline ECC configuration (MEMC\_INLINE\_ECC=1) and Inline ECC mode is enabled (ECCCFG0.ecc mode=4), if MEMC BURST LENGTH is 8, number of column address is 10 and work on half bus width mode, column bit 8, column bit 7 and column bit 6 must map to the highest 3 valid HIF address bits. This register need be set to x. (x =the highest valid HIF address bit - internal base - 2) Programming Mode: Static
- Full bus width mode: Selects the HIF address bit used as column address bit 6. - Half bus width mode: Selects the HIF address bit used as column address bit 7. -Quarter bus width mode: Selects the HIF address bit used as column address bit 8. Valid Range: 0 to 7, and 15 Internal Base: 6 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then this column address bit is set to 0. Programming Mode: Static

#### **ADDRMAP4** fields

- Full bus width mode -Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode) - Half bus width mode - UNUSED. See later in this description for value you need to set to make it unused - Quarter bus width mode - UNUSED. See later in this description for value you need to set to make it unused Valid Range: 0 to 7, x, and 31. x indicates a valid value in the inline ECC configuration. Internal Base: 11 The selected HIF address bit is determined by adding the internal base to the value of this field. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating autoprecharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used. In Inline ECC configuration (MEMC INLINE ECC=1) and Inline ECC mode is enabled (ECCCFG0.ecc mode=4), the highest 3 column address bits must map to the highest 3 valid HIF address bits. If column bit 11 is the highest column address bit, it must map to the highest valid HIF address bit. (x =the highest valid HIF address bit - internal base) If column bit 11 is the second highest column address bit, it must map to the second highest valid HIF address bit. (x = the highest valid)HIF address bit - 1 - internal base) If column bit 11 is the third highest column address bit, it must map to

- Full bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode). - Half bus width mode: Unused. To make it unused, this should be tied to 4'hF. - Quarter bus width mode: Unused. To make it unused, this must be tied to 4'hF. Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration. Internal Base: 11 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then this column address bit is set to 0. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used. In Inline ECC configuration (MEMC INLINE ECC=1) and ECC is enabled (ECCCFG0.ecc mode>0), the highest 3 column address bits must map to the highest 3 valid HIF address bits. If column bit 11 is the highest column address bit, it must map to the highest valid HIF address bit. (x = the highest valid HIF address bit - internal base) If column bit 11 is the second highest column address bit, it must map to the second

the third highest valid HIF address bit. (x = the highest valid HIF address bit - 2 - internal base) If unused, set to 31 and then this column address bit is set to 0. Programming Mode: Static

highest valid HIF address bit. (x = the highest valid HIF address bit - 1 - internal base) If column bit 11 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = the highest valid HIF address bit - 2 - internal base) if it is unused, set to 31. Programming Mode: Static

- Full bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode) - Half bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode) -Ouarter bus width mode: UNUSED. See later in this description for value you need to set to make it unused Valid Range: 0 to 7, x, and 31. x indicates a valid value in the inline ECC configuration. Internal Base: 10 The selected HIF address bit is determined by adding the internal base to the value of this field. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating autoprecharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used. In Inline ECC configuration (MEMC\_INLINE\_ECC=1) and Inline ECC mode is enabled (ECCCFG0.ecc mode=4), the highest 3 column address bits must map to the highest 3 valid HIF address bits. If column bit 10 is the highest column address bit, it must map to the highest valid HIF address bit. (x =the highest valid HIF address bit - internal base) If column bit 10 is the second highest column address bit, it must map to the second highest valid HIF address bit. (x = the highest valid)HIF address bit - 1 - internal base) If column bit 10 is the third highest column

- Full bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode). - Half bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode). - Ouarter bus width mode: UNUSED. To make it unused, this must be tied to 4'hF. Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration. Internal Base: 10 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then this column address bit is set to 0. Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10. In LPDDR2/LPDDR3, there is a dedicated bit for auto-precharge in the CA bus and hence column bit 10 is used. In Inline ECC configuration (MEMC INLINE ECC=1) and ECC is enabled (ECCCFG0.ecc mode>0), the highest 3 column address bits must map to the highest 3 valid HIF address bits. If column bit 10 is the highest column address bit, it must map to the highest valid HIF address bit. (x = the highest valid HIF address bit - internal base) If column bit 10 is the second highest

address bit, it must map to the third highest valid HIF address bit. (x =the highest valid HIF address bit - 2 - internal base) If unused, set to 31 and then this column address bit is set to 0. Programming Mode: Static

column address bit, it must map to the second highest valid HIF address bit. (x = the)highest valid HIF address bit - 1 - internal base) If column bit 10 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = thehighest valid HIF address bit - 2 - internal base) if it is unused, set to 31. Programming Mode: Static

#### ADDRMAP5 fields

Field	lan966x	lan969x	sparx5
ADDRMAP_ROW_B11	11. Valid Range: ( The selected HIF the internal base	ddress bit used as in the state of the state	rnal Base: 17 rmined by adding field. If unused,

#### Selects the HIF address bits used Selects the HIF ADDRMAP\_ROW\_B2\_10 as row address bits 2 to 10. Valid address bits Range: 0 to 11, and 15 Internal used as row Base: 8 (for row address bit 2), 9 address bits 2 (for row address bit 3), 10 (for row to 10. Valid address bit 4) and so on, Range: 0 to 11, increasing to 16 (for row address and 15 Internal bit 10) The selected HIF address Base: 8 (for row bit for each of the row address bits address bit 2), 9 is determined by adding the (for row internal base to the value of this address bit 3), field. When set to 15, the values of 10 (for row row address bits 2 to 10 are address bit 4) defined by registers ADDRMAP9, etc increasing ADDRMAP10, ADDRMAP11. to 16 (for row Programming Mode: Static address bit 10) The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. When value 15 is used the values of row address bits 2 to 10 are defined by registers ADDRMAP9, ADDRMAP10, ADDRMAP11. Programming Mode: Static ADDRMAP ROW B1 Selects the HIF address bits used as row address bit 1. Valid Range: 0 to 11 Internal Base: 7 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. Programming Mode: Static ADDRMAP\_ROW\_B0 Selects the HIF address bits used as row address bit 0. Valid Range: 0 to 11 Internal Base: 6 The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field. Programming Mode: Static

#### ADDRMAP6 fields

Field	lan966x	lan969x	sparx5
-------	---------	---------	--------

ADDRMAP_ROW_B15	Selects the HIF address bit used as row address bit 15. Valid Range: 0 to 11, and 15 Internal Base: 21 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then row address bit 15 is set to 0. Programming Mode: Static	
ADDRMAP_ROW_B14	Selects the HIF address bit used as row address bit 14. Valid Range: 0 to 11, and 15 Internal Base: 20 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then row address bit 14 is set to 0. Programming Mode: Static	
ADDRMAP_ROW_B13	Selects the HIF address bit used as row address bit 13. Valid Range: 0 to 11, and 15 Internal Base: 19 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then row address bit 13 is set to 0. Programming Mode: Static	
ADDRMAP_ROW_B12	Selects the HIF address bit used as row address bit 12. Valid Range: 0 to 11, and 15 Internal Base: 18 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then row address bit 12 is set to 0. Programming Mode: Static	
LPDDR3_6GB_12GB	Set this to 1 if there is an LPDDR3 SDRAM 6Gb or 12Gb device in use 1 - LPDDR3 SDRAM 6Gb/12Gb device in use. Every address having row[14:13]==2'b11 is considered as invalid - 0 - non- LPDDR3 6Gb/12Gb device in use. All addresses are valid Present only in designs configured to support LPDDR3. Programming Mode: Static	

## ADDRMAP7 fields

Field	lan966x	lan969x	sparx5	
-------	---------	---------	--------	--

ADDRMAP_ROW_B16	Selects the HIF address bit used as row address bit 16. Valid Range: 0 to 11, and 15 Internal Base: 22 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then row address bit 16 is set to 0. Programming Mode: Static	
ADDRMAP_ROW_B17	Selects the HIF address bit used as row address bit 17. Valid Range: 0 to 11, and 15 Internal Base: 23 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then row address bit 17 is set to 0 for DDR4 or set to 1 for LPDDR4 backward compability. Programming Mode: Static	Selects the HIF address bit used as row address bit 17. Valid Range: 0 to 11, and 15 Internal Base: 23 The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then row address bit 17 is set to 0. Programming Mode: Static

## ADDRMAP8 fields

Field lan9	6x lan969x	sparx5
------------	------------	--------

ADDRMAP_BG_B0	Selects the HIF address bits used as bank group address bit 0. Valid Range: 0 to 32, and 63 Internal Base: 2 The selected HIF address bit for each of the bank group address bits is determined by adding the internal base to the value of this field. If unused, set to 63 and then bank group address bit 0 is set to 0. Programming Mode: Static	Selects the HIF address bits used as bank group address bit 0. Valid Range: 0 to 32 and 63 Internal Base: 2 The selected HIF address bit for each of the bank group address bits is determined by adding the internal base to the value of this field. If unused, set to 63 and then bank group address bit 0 is set to 0. Programming Mode: Static
ADDRMAP_BG_B1	Selects the HIF address bits used as bank group address bit 1. Valid Range: 0 to 32, and 63 Internal Base: 3 The selected HIF address bit for each of the bank group address bits is determined by adding the internal base to the value of this field. If unused, set to 63 and then bank group address bit 1 is set to 0. Programming Mode: Static	

# CRCPARCTL1 fields

Field	lan966x	lan969x	sparx5
PARITY_ENABLE		C/A Parity enable register. If RCD's parity error detection or SDRAM's parity detection is enabled, this register must be 1. Programming Mode: Static	C/A Parity enable re- 1: Enable generati C/A parity and detection of C/A parity error Disable generation of parity and disable detection of C/A parity detection or SDRAN parity detection is enabled, this register should be 1. Program Mode: Static

CRC_ENABLE	CRC enable Register. The setting of this register must match the CRC mode register setting in the DRAM. Programming Mode: Quasi-dynamic Group 2	CRC enable Registe Enable generation of - 0: Disable generat CRC The setting of register should mat CRC mode register in the DRAM. Programming Mode Static
CRC_INC_DM	CRC calculation setting register. Present only in designs configured to support DDR4. Programming Mode: Static	CRC Calculation set register - 1: CRC inc DM signal - 0: CRC includes DM signal Present only in desi configured to suppo DDR4. Programmin Mode: Static
CAPARITY_DISABLE_BEFORE_SR	If DDR4-SDRAM's CA parity is enabled by INIT6.mr5[2:0]!=0 and this register is set to 1, CA parity is automatically disabled before self-refresh entry, and enabled after self-refresh exit by issuing MR5. If Geardown is used by MSTR.geardown_mode=1, this register must be set to 1. If this register set to 0, DRAMTMG5.t_cksr and DRAMTMG5.t_cksre must be increased by PL(Parity latency). Programming Mode: Static	If DDR4-SDRAM's C parity is enabled by INIT6.mr5[2:0]!=0 at this register is set to CA parity is automated disabled before Self Refresh entry and eafter Self-Refresh entry and eafter Self-Refresh entry is disabled be Self-Refresh entry parity is not disable before Self-Refresh If Geardown is used MSTR.geardown_methis register must be to 1. If this register 0, DRAMTMG5.t_ck and DRAMTMG5.t_ck and DRAMTMG5.t_ck and DRAMTMG5.t_ck and DRAMTMG5.t_cy programming Mode Static

## **DBICTL** fields

DM_EN	Indicates the DM enable signal in DDRC. This signal must be set the same logical value as DRAM's mode register DDR4 - Set this to same value as MR5 bit A10. When x4 devices are used, this signal must be set to 0 - LPDDR4 - Set this to inverted value of MR13[5] which is opposite polarity from this signal Programming Mode: Static	DM enable signal in DDRC 0 - DM is disabled 1 - DM is enabled. This signal must be set the same logical value as DRAM's mode register DDR4: Set this to same value as MR5 bit A10. When x4 devices are used, this signal must be set to 0 LPDDR4: Set this to inverted value of MR13[5] which is opposite polarity from this signal Programming Mode: Quasidynamic Group 3
WR_DBI_EN	Write DBI enable signal in DDRC. This signal must be set the same value as DRAM's mode register DDR4 - MR5 bit A11. When x4 devices are used, this signal must be set to 0 - LPDDR4 - MR3[7] Programming Mode: Quasidynamic Group 1	Write DBI enable signal in DDRC 0 - Write DBI is disabled 1 - Write DBI is enabled. This signal must be set the same value as DRAM's mode register DDR4: MR5 bit A11. When x4 devices are used, this signal must be set to 0 LPDDR4: MR3[7] Programming Mode: Quasi-dynamic Group 1

RD_DBI_EN	Read DBI enable signal in DDRC. This signal must be set the same value as DRAM's mode register DDR4 - MR5 bit A12. When x4 devices are used, this signal must be set to 0 - LPDDR4 - MR3[6] Programming Mode: Quasidynamic Group 1	Read DBI enable signal in DDRC 0 - Read DBI is disabled 1 - Read DBI is enabled. This signal must be set the same value as DRAM's mode register DDR4: MR5 bit A12. When x4 devices are used, this signal must be set to 0 LPDDR4: MR3[6] Programming Mode: Quasi-dynamic Group 1

### DCR fields

Field lan966x lan969x	parx5
-----------------------	-------

UDIMM	Un-buffered DIMM Address Mirroring: Indicates, if set, that there is address mirroring on the second rank of an unbuffered DIMM (the rank connected to CS#[1]). In this case, the PUB rescrambles the bank and address when sending mode register commands to the second rank. This only applies to PUB internal SDRAM transactions. Transactions generated by the controller must make its own adjustments when using an unbuffered DIMM. DCR[NOSRA] must be set if address mirroring is enabled.	Un-buffered DIMM Address Mirroring.
DDR2T	DDR 2T Timing: Indicates, if set, that 2T timing should be used by PUB internally generated SDRAM transactions.	DDR 2T Timing.

NOSRA	No Simultaneous Rank Access: Specifies, if set, that simultaneous rank access on the same clock cycle is not allowed. This means that multiple chip select signals should not be asserted at the same time. This may be required on some DIMM systems.	No Simultaneous Rank Access.
BYTEMASK	Byte Mask: Mask applied to all beats of read data on all bytes lanes during read DQS gate training. This allows training to be conducted based on selected bit(s) from the byte lanes. Valid values for each bit are: 0 = Disable compare for that bit 1 = Enable compare for that bit Note that this mask applies in DDR3 MPR operation mode as well and must be in keeping with the PDQ field setting.	Byte Mask.

MPRDQ	Multi-Purpose Register (MPR) DQ (DDR3 Only): Specifies the value that is driven on non- primary DQ pins during MPR reads. Valid values are: 0 = Primary DQ drives out the data from MPR (0-1-0-1); non- primary DQs drive '0' 1 = Primary DQ and non-primary DQs all drive the same data from MPR (0-1-0-1)	Multi-Purpose Register (MPR) DQ.
PDQ	Primary DQ (DDR3 Only): Specifies the DQ pin in a byte that is designated as a primary pin for Multi-Purpose Register (MPR) reads. Valid values are 0 to 7 for DQ[0] to DQ[7], respectively.	Primary DQ.

DDR8BNK	DDR 8-Bank: Indicates, if set, that the SDRAM used has 8 banks. tRPA = tRP+1 and tFAW are used for 8-bank DRAMs, otherwise tRPA = tRP and no tFAW is used. Note that a setting of 1 for DRAMs that have fewer than 8 banks results in correct functionality, but less tight DRAM command spacing for the parameters.	DDR 8-Bank.
DDRMD	DDR Mode: SDRAM DDR mode. Valid values are: 000 = Reserved 001 = Reserved 010 = DDR2 011 = DDR3 100 - 111 = Reserved	DDR Mode.
DDRTYPE		DDR Type.
RESERVED_26_18		Reserved for future use.
UBG		Un-used Bank Group.
RESERVED_31		Reserved for future use.

## **DFIMISC** fields

Field	lan966x	lan969x	sparx5
DFI_FREQUENCY	Indicates the operating frequency of the system. The number of supported frequencies and the mapping of signal values to clock frequencies are defined by the PHY. Programming Mode: Quasidynamic Group 1		lues to clock

DFI_INIT_START	PHY init start request signal. When asserted it triggers the PHY init start request. Programming Mode: Quasidynamic Group 3	PHY init start request signal. Programming Mode: Quasi- dynamic Group 3	PHY init start request signal. When asserted it triggers the PH init start reques Programming Mode: Quasidynamic Group 3
CTL_IDLE_EN	Enables support of ctl_idle signal, which is non-DFI related pin specific to certain Synopsys PHYs. For more information on ctl_idle functionality, see signal description of ctl_idle signal. Programming Mode: Static	Sets support of ctl_idle signal, which is non-DFI related pin specific to certain Synopsys PHYs. For more information on ctl_idle functionality, see signal description of ctl_idle signal. Programming Mode: Static	Enables support of ctl_idle signate which is non-DF related pint specific to certain Synopsy PHYs. See signate description of ctl_idle signal for further details of ctl_idle functionality. Programming Mode: Static
DFI_INIT_COMPLETE_EN	PHY initialization complete enable signal. When asserted the dfi_init_complete signal can be used to trigger SDRAM initialisation Programming Mode: Quasi- dynamic Group 3	PHY initialization complete enable signal. Programming Mode: Quasi-dynamic Group 3	PHY initialization complete enable signal. When asserted the dfi_init_complet signal can be used to trigger SDRAM initialisation Programming Mode: Quasi- dynamic Group 3

PHY_DBI_MODE	DBI implemented in DDRC or PHY. Present only in designs configured to support DDR4 and LPDDR4. Programming Mode: Static	DBI implemented in DDRC or PHY0 - DDRC implements DB functionality PHY implements DB functionality. Present only in designs configured to support DDR4 and LPDDR4. Programming Mode: Static
DIS_DYN_ADR_TRI	Sets PHY specific Dynamic Tristating. This functionality works only in DFI 1:2 frequency ratio mode regardless of MSTR.en_2t_timing_mode, so if either of the following condition is met no special IDLE command is issued on the DFI bus: - MEMC_FREQ_RATIO==1 - MEMC_PROG_FREQ_RATIO=1 and MSTR.frequency_ratio=1 The special IDLE command means the following codes with the case where all the dfi_cs is 1: - (phase 0 and 1) dfi_ras_n=1 - (phase 0 and 1) dfi_cas_n= 1 - phase 0 and 1) dfi_bank [0]= 0 - (phase 0 and 1) dfi_bank [0]= 0 - (phase 0 and 1) dfi_act_n= 1 Programming Mode: Quasi-dynamic Group 3	

## DFITMG0 fields

Field	lan966x	lan969x

#### DFI\_T\_CTRL\_DELAY

Specifies the number of DFI clock cycles after an assertion or deassertion of the DFI control signals that the control signals at the PHY-DRAM interface reflect the assertion or deassertion. If the DFI clock and the memory clock are not phase-aligned, this timing parameter must be rounded up to the next integer value. Note that if using RDIMM/LRDIMM, it is necessary to increment this parameter by RDIMM's/ LRDIMM's extra cycle of latency in terms of DFI clock. Unit: DFI clock cycles. Programming Mode: Quasidynamic Group 4

Specifies the number of DI clock cycles after an asser or de-assertion of the DFI control signals that the con signals at the PHY-DRAM interface reflect the assert or de-assertion. If the DFI clock and the memory cloc are not phase-aligned, this timing parameter must be rounded up to the next into value. Note that if using RDIMM/LRDIMM, it is necessary to increment thi parameter by RDIMM's/ LRDIMM's extra cycle of latency in terms of DFI clo Unit: DFI clock cycles. Programming Mode: Quas dynamic Group 4

#### DFI\_RDDATA\_USE\_DFI\_PHY\_CLK

Defines whether dfi rddata en/dfi rddata/ dfi rddata valid is generated using HDR (DFI clock) or SDR (DFI PHY clock) values. Selects whether value in DFITMG0.dfi t rddata en is in terms of HDR (DFI clock) or SDR (DFI PHY clock) cycles: -0 in terms of HDR (DFI clock) cycles - 1 in terms of SDR (DFI PHY clock) cycles Refer to PHY specification for correct value. If using a Synopsys DWC DDR3/2 PHY, DWC DDR2/3-Lite/mDDR PHY, DWC DDR multiPHY or DWC Gen2 DDR multiPHY, this field must be set to 0; otherwise: - If MEMC PROG FREQ RATIO=1 and MSTR.frequency ratio=1, this field must be set to 0 -Else, it must be set to 1 Programming Mode: Static

dfi rddata en/dfi rddata/ dfi rddata valid is generat using HDR (DFI clock) or S (DFI PHY clock) values. Selects whether value in DFITMG0.dfi t rddata en terms of HDR (DFI clock) SDR (DFI PHY clock) cycle Refer to PHY specification correct value. If using a Synopsys DWC DDR3/2 PH DWC DDR2/3-Lite/mDDR I DWC DDR multiPHY or DV Gen2 DDR multiPHY, this f must be set to 0; otherwise MEMC PROG FREQ RATI and MSTR.frequency ratio this field must be set to 0 -

Else, it must be set to 1

Programming Mode: Static

Defines whether

2023-05-11 CONFIDENTIAL Page 72 of 185

#### DFI\_T\_RDDATA\_EN

Time from the assertion of a read command on the DFI inter to the assertion of the dfi\_rddata\_en signal. Refer to PHY specification for correct value. This corresponds to the DFI parameter trddata\_en. Note that, depending on the PHY, if u RDIMM/LRDIMM, it may be necessary to use the adjusted va of CL in the calculation of trddata\_en. This is to compensate the extra cycles of latency through the RDIMM/LRDIMM. Ur DFI clock cycles or DFI PHY clock cycles, depending on DFITMG0.dfi\_rddata\_use\_dfi\_phy\_clk. Programming Mode: Quasi-dynamic Group 1, Group 4

### DFI\_WRDATA\_USE\_DFI\_PHY\_CLK

Defines whether dfi wrdata en/dfi wrdata/ dfi wrdata mask is generated using HDR (DFI clock) or SDR (DFI PHY clock) values. Selects whether value in DFITMG0.dfi tphy wrlat is in terms of HDR (DFI clock) or SDR (DFI PHY clock) cycles. Selects whether value in DFITMG0.dfi tphy wrdata is in terms of HDR (DFI clock) or SDR (DFI PHY clock) cycles. -0 in terms of HDR (DFI clock) cycles - 1 in terms of SDR (DFI PHY clock) cycles Refer to PHY specification for correct value. If using a Synopsys DWC DDR3/2 PHY, DWC DDR2/3-Lite/mDDR PHY, DWC DDR multiPHY or DWC Gen2 DDR multiPHY, this field must be set to 0; otherwise: - If MEMC\_PROG\_FREQ\_RATIO=1 and MSTR.frequency\_ratio=1, this field must be set to 0 -Else, it must be set to 1 Programming Mode: Static

dfi wrdata mask is genera using HDR (DFI clock) or S (DFI PHY clock) values. Selects whether value in DFITMG0.dfi tphy wrlat is terms of HDR (DFI clock) SDR (DFI PHY clock) cycle Selects whether value in DFITMG0.dfi tphy wrdata in terms of HDR (DFI clock SDR (DFI PHY clock) cycle Refer to PHY specification correct value. If using a Synopsys DWC DDR3/2 PH DWC DDR2/3-Lite/mDDR I DWC DDR multiPHY or DV Gen2 DDR multiPHY, this f must be set to 0; otherwise MEMC PROG FREQ RATI and MSTR.frequency ratio

this field must be set to 0 -

Programming Mode: Static

Else, it must be set to 1

Defines whether

dfi wrdata en/dfi wrdata/

2023-05-11 CONFIDENTIAL Page 73 of 185

DFI_TPHY_WRDATA	Specifies the number of clock cycles between when dfi_wrdata_en is asserted to when the associated write data driven on the dfi_wrdata signal. This corresponds to the DFI timing parameter tphy_wrdata. For more information on corvalue, see PHY specification. Note, maximum supported value. Unit: DFI clock cycles or DFI PHY clock cycles, depending DFITMG0.dfi_wrdata_use_dfi_phy_clk. Programming Mode: Quasi-dynamic Group 4
DFI_TPHY_WRLAT	Write latency. Number of clocks from the write command to write data enable (dfi_wrdata_en). This corresponds to the D timing parameter tphy_wrlat. Refer to PHY specification for correct value.Note that, depending on the PHY, if using RDII LRDIMM, it may be necessary to use the adjusted value of C the calculation of tphy_wrlat. This is to compensate for the e cycles of latency through the RDIMM/LRDIMM. For LPDDR/dfi_tphy_wrlat>60 is not supported. Unit: DFI clock cycles of DFI PHY clock cycles, depending on DFITMG0.dfi_wrdata_use_dfi_phy_clk. Programming Mode: Quasi-dynamic Group 2, Group 4

## DFITMG1 fields

Field	lan966x	lan969x	sp
DFI_T_PARIN_LAT	Specifies the number cycles between when asserted and when the dfi_parity_in signal is clock cycles. Program dynamic Group 4	the dfi_cs signal is e associated driven. Unit: DFI PHY	Specifies the numb cycles between whe asserted and when dfi_parity_in signal Programming Mode Group 4

#### DFI\_T\_WRDATA\_DELAY

Specifies the number of DFI clock cycles between when the dfi wrdata en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus. This corresponds to the DFI timing parameter twrdata delay. For more information on correct value, see PHY specification. For DFI 3.0 PHY, set to twrdata delay, a new timing parameter introduced in DFI 3.0. For DFI 2.1 PHY, set to tphy wrdata + (delay of DFI write data to the DRAM). Value to be programmed is in terms of DFI clocks, not PHY clocks. In FREQ RATIO=2, divide PHY's value by 2 and round up to next integer. If using DFITMG0.dfi wrdata use dfi phy clk=1, add 1 to the value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group

Specifies the numb between when the is asserted and who write data transfer DRAM bus. This co timing parameter t to PHY specification For DFI 3.0 PHY, se new timing parame 3.0. For DFI 2.1 PH + (delay of DFI wri Value to be program DFI clocks, not PH FREQ RATIO=2, di and round up to ne DFITMG0.dfi wrda add 1 to the value. **Programming Mode** Group 4

### DFI T DRAM CLK DISABLE

Specifies the number of DFI clock cycles from the assertion of the dfi\_dram\_clk\_disable signal on the DFI until the clock to the DRAM memory devices, at the PHY-DRAM boundary, maintains a low value. If the DFI clock and the memory clock are not phase aligned, this timing parameter must be rounded up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 4

Specifies the numb from the assertion dfi\_dram\_clk\_disab until the clock to the devices, at the PHY maintains a low value and the memory clealigned, this timing rounded up to the reprogramming Model Group 4

### DFI\_T\_DRAM\_CLK\_ENABLE

Specifies the number of DFI clock cycles from the deassertion of the dfi dram clk disable signal on the DFI until the first valid rising edge of the clock to the DRAM memory devices, at the PHY-DRAM boundary. If the DFI clock and the memory clock are not phase aligned, this timing parameter must be rounded up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 4

Specifies the number of DFI clock cycles from the deassertion of the dfi dram clk disable signal on the DFI until the first valid rising edge of the clock to the DRAM memory devices, at the PHY-DRAM boundary. If the DFI clock and the memory clock are not phase aligned, this timing parameter must be rounded up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 4

Specifies the numb from the deassertic dfi\_dram\_clk\_disab until the first valid clock to the DRAM the PHY-DRAM bou clock and the memphase aligned, this should be rounded value. Programmin dynamic Group 4

Specifies the numb cycles between who asserted and when command is driven CAL mode, should a value which matcher register setting in the can add the latency should be set to '0'. 5, 6, and 8 Program dynamic Group 2 at

DFI_T_CMD_LAT	Specifies the number of DFI PHY clock cycles between when the dfi_cs signal is asserted and when the associated command is driven. This field is used for CAL mode, must be set to '0' or tCAL, which matches the CAL mode register setting in the DRAM. When enabling CAL mode with RDIMM/ LRDIMM, this field must be set to tCAL-CLA (Command Latency Adder). For more information on CLA, see JEDEC DDR4 Register Specification. If the PHY can add the latency for CAL mode, this must be set to '0'. Valid Range: 0 to 8. Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic
	Group 2, Group 4

### **DFIUPD0** fields

Field	lan966x	lan969x
DIS_AUTO_CTRLUPD	When '1', disable the automatic dfi_ctrlupd_req generation by the uMCTL2. The controller must issue the dfi_ctrlupd_req signal using register DBGCMD.ctrlupd. When '0', uMCTL2 issues dfi_ctrlupd_req periodically. Programming Mode: Quasidynamic Group 3	Sets the automatic dfi_ctrlupd_req generation by the uMCTL2. The controller must issue the dfi_ctrlupd_req signal using register DBGCMD.ctrlupd Programming Mode: Quasidynamic Group 3

DIS_AUTO_CTRLUPD_SRX	When '1', disable the automatic dfi_ctrlupd_req generation by the uMCTL2 at self-refresh exit. When '0', uMCTL2 issues a dfi_ctrlupd_req before or after exiting self-refresh, depending on DFIUPD0.ctrlupd_pre_srx. Programming Mode: Static	Sets the automatic dfi_ctrlupd_req generation by th uMCTL2 at self-refresh exit. Programming Mode: Static
CTRLUPD_PRE_SRX	Selects dfi_ctrlupd_req requirements at SRX: - 0 - Send ctrlupd after SRX - 1 - Send ctrlupd before SRX If DFIUPD0.dis_auto_ctrlupd_srx=1, this register has no impact, because no dfi_ctrlupd_req is issued when SRX. For SNPS DDR32 PHY, keep the default value 0x0. Programming Mode: Static  Selects dfi_ctrlupd_req requirements at SRX. If DFIUPD0.dis_auto_ctrlupd_this register has no impact, because no dfi_ctrlupd_req is sued when SRX. Program Mode: Static	
DFI_T_CTRLUP_MAX	Specifies the maximum number of DFI clock cycles that the dfi_ctrlupd_req signal can assert. Lowest value to assign to this variable is 0x40. Unit: DFI clock cycles. Programming Mode: Static	
DFI_T_CTRLUP_MIN	Specifies the minimum number of DFI clock cycles that the dfi_ctrlupd_req signal must be asserted. The uMCTL2 expects the PHY to respond within this time. If the PHY does not respond, the uMCTL2 deasserts dfi_ctrlupd_req after dfi_t_ctrlup_min + 2 cycles. Lowest value to assign to this variable is 0x1. Unit: DFI clock cycles. Programming Mode: Static	Specifies the minimum number DFI clock cycles that the dfi_ctrlupd_req signal must be asserted. The uMCTL2 expects the PHY to respond within this time. If the PHY does not respond, the uMCTL2 de-assert dfi_ctrlupd_req after dfi_t_ctrlupd_min + 2 cycles. Lowest value to assign to this variable is 0x1. Unit: DFI clock cycles. Programming Mode: Static

## **DFIUPD1** fields

DFI\_T\_CTRLUPD\_INTERVAL\_MIN\_X1024

This is

betwe

reque

uMCT

reduc

which

latenc

uMCT

this fi

Progr

This is

betwe

reque

updat

dfi ct:

block

receiv

recali DFI c

PHY I

errors

calibr

may i

allowe

progr

DFIU:

must

**DFIU** 

Unit:

Mode

### between uMCTL2 initiated DFI update requests (which is executed whenever the uMCTL2 is idle). Set this number higher to reduce the frequency of update requests, which can have a small impact on the latency of the first read request when the

uMCTL2 is idle. The minimum allowed value for this field is 1. Unit: Multiples of 1024 DFI clock cycles. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming

Mode: Static

This is the minimum amount of time

### DFI\_T\_CTRLUPD\_INTERVAL\_MAX\_X1024

This is the maximum amount of time between uMCTL2 initiated DFI update requests. This timer resets with each update request; when the timer expires dfi ctrlupd reg is sent and traffic is blocked until the dfi ctrlupd ackx is received. PHY can use this idle time to recalibrate the delay lines to the DLLs. The DFI controller update is also used to reset PHY FIFO pointers in case of data capture errors. Updates are required to maintain calibration over PVT, but frequent updates may impact performance. Minimum allowed value for this field is 1. Note: Value programmed for DFIUPD1.dfi t ctrlupd interval max x1024 must be greater than DFIUPD1.dfi t ctrlupd interval min x1024. Unit: Multiples of 1024 DFI clock cycles. For more information on how to program this register field, see "Note 1" in the

"Notes on Timing Registers" section.

Programming Mode: Static

### DRAMTMG0 fields

Field	lan966x	lan969x	sparx5	
1 leiu	laliboox	lalibobx	Sparks	

2023-05-11 **CONFIDENTIAL** Page 79 of 185

#### **WR2PRE**

Specifies the minimum time between write and precharge to same bank. Specifications: WL + BL/2 + tWR =approximately 8 cycles + 15 ns = 14 clocks@400MHz and less for lower frequencies. where: - WL: Write latency - BL: Burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM. BST (burst terminate) is not supported at present tWR: Write recovery time. This comes directly from the SDRAM specification Add one extra cycle for LPDDR2/LPDDR3/ LPDDR4 for this parameter. When the controller is operating in 1:2 frequency ratio mode, 1T mode, divide the previous value by 2. No rounding up. When the controller is operating in 1:2 frequency ratio mode, 2T mode, geardown mode or LPDDR4 mode, divide the previous value by 2 and round it up to the next integer value. Note that, depending on the PHY, if using LRDIMM, it may be necessary to adjust the value of this parameter to compensate for the extra cycle of latency through the LRDIMM. For DDR4, LPDDR4, LPDDR3, using nWR(WR) instead of tWR to calculate the value of this parameter. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4

Minimum time between write and precharge to same bank. Unit: Clocks Specifications: WL + BL/2 + tWR =approximately 8 cycles + 15 ns = 14clocks @400MHz and less for lower frequencies where: -WL = write latency -BL = burst length.This must match the value programmed in the BL bit of the mode register to the SDRAM. BST (burst terminate) is not supported at present. - tWR =Write recovery time. This comes directly from the SDRAM specification. Add one extra cycle for LPDDR2/LPDDR3/ LPDDR4 for this parameter. When the controller is operating in 1:2 frequency ratio mode, 1T mode, divide the above value by 2. No rounding up. When the controller is operating in 1:2 frequency ratio mode, 2T mode or LPDDR4 mode, divide the above value by 2 and round it up to the next integer value. Note that, depending on the PHY, if using LRDIMM, it may be necessary to adjust the value of this parameter to compensate for the extra cycle of latency through the

		LRDIMM. Programming Mode: Quasi-dynamic Group 1 and Group 2 and Group 4
T_FAW	tFAW - valid only when 8 or more banks(or banks x bank groups) are present. In 8-bank design, at most 4 banks must be activated in a rolling window of tFAW cycles. When the controller is operating in 1:2 frequency ratio mode, program this to (tFAW/2) and round up to next integer value. In a 4-bank design, set this register to 0x1 independent of the 1:1/1:2 frequency mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4	tFAW Valid only when 8 or more banks(or banks x bank groups) are present. In 8-bank design, at most 4 banks must be activated in a rolling window of tFAW cycles. When the controller is operating in 1:2 frequency ratio mode, program this to (tFAW/2) and round up to next integer value. In a 4-bank design, set this register to 0x1 independent of the 1:1/1:2 frequency mode. Unit: Clocks Programming Mode: Quasi-dynamic Group 2 and Group 4

### T\_RAS\_MAX

tRAS(max) - Specifies the maximum time between activate and precharge to same bank. This is the maximum time that a page can be kept open Minimum value of this register is 1. Zero is invalid. When the controller is operating in 1:1 frequency ratio mode, t\_ras\_max must be set to RoundDown(tRAS(max)/tCK/1024). When the controller is operating in 1:2 frequency ratio mode, t\_ras\_max must be set to RoundDown((RoundDown(tRAS(max)/tCK/1024)-1)/2). Unit: Multiples of 1024 DFI clock cycles. Programming Mode: Quasidynamic Group 2, Group 4

tRAS(max): Maximum time between activate and precharge to same bank. This is the maximum time that a page can be kept open Minimum value of this register is 1. Zero is invalid. When the controller is operating in 1:2 frequency ratio mode, program this to (tRAS(max)-1)/2. No rounding up. Unit: Multiples of 1024 clocks. Programming Mode: **Quasi-dynamic** Group 2 and Group

#### T\_RAS\_MIN

tRAS(min) - Specifies the minimum time between activate and precharge to the same bank. When the controller is operating in 1:1 frequency ratio mode, t ras min must be set to RoundUp(tRASmin/tCK) When the controller is operating in 1:2 frequency ratio mode, 1T mode, t ras min must be set to RoundDown(RoundUp(tRASmin/ tCK)/2) When the controller is operating in 1:2 frequency ratio mode, 2T mode, geardown mode or LPDDR4 mode, t ras min must be set to RoundUp(RoundUp(tRASmin/tCK)/2) Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4

tRAS(min): Minimum time between activate and precharge to the same bank. When the controller is operating in 1:2 frequency mode, 1T mode, program this to tRAS(min)/2. No rounding up. When the controller is operating in 1:2 frequency ratio mode, 2T mode or LPDDR4 mode, program this to (tRAS(min)/2) and round it up to the next integer value. Unit: Clocks Programming Mode: Quasi-dynamic Group 2 and Group

### DRAMTMG1 fields

Field	lan966x	lan969x	sparx5	
-------	---------	---------	--------	--

### $T_XP$

tXP - Specifies the minimum time after power-down exit to any operation. For DDR3, this must be programmed to tXPDLL if slow powerdown exit is selected in MR0[12]. If C/A parity for DDR4 is used, set to (tXP+PL) instead. If LPDDR4 is selected and its spec has tCKELPD parameter, set to the larger of tXP and tCKELPD instead. When the controller is operating in 1:2 frequency ratio mode, program this to (tXP/2) and round it up to the next integer value. Units: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4

tXP: Minimum time after power-down exit to any operation. For DDR3, this should be programmed to tXPDLL if slow powerdown exit is selected in MR0[12]. If C/A parity for DDR4 is used, set to (tXP+PL) instead. If LPDDR4 is selected and its spec has tCKELPD parameter, set to the larger of tXP and tCKELPD instead. When the controller is operating in 1:2 frequency ratio mode, program this to (tXP/2) and round it up to the next integer value. Units: Clocks Programming Mode: Quasi-dynamic Group 2 and Group 4

#### RD2PRE

tRTP - Specifies the minimum time from read to precharge of same bank. - DDR2 - tAL + BL/2 + max(RoundUp(tRTP/tCK), 2) - 2 -DDR3 - tAL + max (RoundUp(tRTP/tCK), 4) -DDR4 - Max of following two equations: tAL + max (RoundUp(tRTP/tCK), 4) or, RL + BL/2 trp (). - mddr - BL/2 - LPddr -Depends on if it is LPDDR2-S2 or LPDDR2-S4: LPDDR2-S2: BL/2 + RoundUp(tRTP/tCK) - 1. LPDDR2-S4: BL/  $2 + \max(\text{RoundUp}(\text{tRTP/tCK}), 2) - 2.$ LPDDR3 - BL/2 + max(RoundUp(tRTP/tCK),4) - 4 - LPDDR4 - BL/2 +max(RoundUp(tRTP/tCK),8) - 8 () When both DDR4 SDRAM and ST-MRAM are used simultaneously, use SDRAM's tRP value for calculation. When the controller is operating in 1:2 mode, 1T mode, divide the previous value by 2. No rounding up. When the controller is operating in 1:2 mode, 2T mode, geardown mode or LPDDR4 mode, divide the previous value by 2 and round it up to the next integer value. For DDR4, using RTP instead of tRTP to calculate the value of this parameter. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4

tRTP: Minimum time from read to precharge of same bank. - DDR2: tAL + BL/2 + max(tRTP, 2) -2 - DDR3: tAL + max(tRTP, 4) - DDR4: Max of following two equations: tAL + max (tRTP, 4) or, RL + BL/2 - tRP (). - mDDR: BL/2 - LPDDR2: Depends on if it's LPDDR2-S2 or LPDDR2-S4: LPDDR2-S2: BL/2 + tRTP - 1. LPDDR2-S4: BL/2 +max(tRTP,2) - 2. -LPDDR3: BL/2 + max(tRTP,4) - 4 -LPDDR4: BL/2 + max(tRTP,8) - 8()When both DDR4 SDRAM and ST-MRAM are used simultaneously, use SDRAM's tRP value for calculation. When the controller is operating in 1:2 mode, 1T mode, divide the above value by 2. No rounding up. When the controller is operating in 1:2 mode, 2T mode or LPDDR4 mode, divide the above value by 2 and round it up to the next integer value. Unit: Clocks. Programming Mode: Quasi-dynamic Group 1 and Group 2 and Group 4

T_RC	tRC - Specifies the minimum time between activates to same bank. When the controller is operating in 1:2 frequency ratio mode, program this to (tRC/2) and round up to next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4	tRC: Minimum time between activates to same bank. When the controller is operating in 1:2 frequency ratio mode, program this to (tRC/2) and round up to next integer value. Unit: Clocks. Programming Mode: Quasi-dynamic Group 2 and Group 4

## DRAMTMG12 fields

Field	lan966x	lan969x	sparx5
T_MRD_PDA		tMRD_PDA: This is the Mode Register Set command cycle time in PDA mode. When the controller is operating in 1:2 frequency ratio mode, program this to (tMRD_PDA/2) and round it up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasidynamic Group 2, Group 4	tMRD_PDA: This is the Mode Register Set command cycle time in PDA mode. When the controller is operating in 1:2 frequency ratio mode, program this to (tMRD_PDA/2) and round it up to the next integer value. Programming Mode: Quasidynamic Group 2 and Group 4

T WR MPR	This bit is used only
	in DDR4. Cycles
	between MPR Write
	and other
	command. Set this
	to tMOD + AL (or
	tMOD + PL + AL if
	C/A parity is also
	used). When the
	controller is
	operating in 1:2 frequency ratio
	mode, program this
	to (tWR MPR/2)
	and round it up to
	the next integer
	value. Unit: DFI
	clock cycles.
	Programming
	Mode: Quasi-
	dynamic Group 2,
	Group 4

## DRAMTMG2 fields

Field	lan966x	lan969x	
-------	---------	---------	--

#### RD2WR

Minimum time from read command to write command. This must include time for bus turnaround (both within ranks and between ranks) and all PHY and system requirements. After the PHY has completed training, the value programmed may need to be increased. See the relevant PHY databook for details of what should be included here. The following calculations are minimum values, and do not include the PHY/system requirements mentioned above: DDR2/3/mDDR: RL + BL/2 + 2 - WL DDR4: RL + BL/2 + 1 + WR PREAMBLE - WLLPDDR2/LPDDR3: RL + BL/2 + RU(tDOSCKmax/tCK) + 1 -WL LPDDR4(DQ ODT is Disabled): RL + BL/2 +RU(tDQSCKmax/tCK) +WR PREAMBLE + RD POSTAMBLE - WL LPDDR4(DQ ODT is Enabled): RL + BL/2 + RU(tDQSCKmax/tCK) + RD POSTAMBLE -ODTLon -RU(tODTon(min)/tCK) + 1Where: - WL: Write latency -BL: Burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM - RL: Read latency = CAS latency -WR PREAMBLE: 1 (1tCK write preamble), 2 (2tCK write preamble). This is unique to DDR4 and LPDDR4 -RD POSTAMBLE: 0.5 (0.5tCK read postamble), 1.5 (1.5tCK read postamble). This is unique to LPDDR4 For LPDDR2/LPDDR3/LPDDR4, if derating is enabled (DERATEEN.derate enable=1), derated tDQSCKmax must be used. When the controller is operating in 1:2 frequency ratio mode, divide the value calculated using the previous equation by 2, and round it up to next integer. Note that,

Minimum time from read command to write command. This must include time for bus turnaround (both within ranks and between ranks) and all PHY and system requirements. After the PHY has completed training, the value programmed may need to be increased. Please see the relevant PHY databook for details of what should be included here. The following calculations are minimum values, and do not include the PHY/system requirements mentioned above: DDR2/3/ mDDR: RL + BL/2 + 2 - WLDDR4: RL + BL/2 + 1 +WR PREAMBLE - WL LPDDR2/ LPDDR3: RL + BL/2 +RU(tDQSCKmax/tCK) + 1 - WLLPDDR4(DQ ODT is Disabled): RL + BL/2 + RU(tDQSCKmax/tCK) + WR PREAMBLE + RD POSTAMBLE - WL LPDDR4(DQ ODT is Enabled): RL + BL/2 + RU(tDQSCKmax/tCK) + RD POSTAMBLE -ODTLon -RD(tODTon(min)/tCK) + 1Where: - WL: Write latency -BL: Burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM - RL: Read latency = CAS latency -WR PREAMBLE: 1 (1tCK write preamble), 2 (2tCK write preamble). This is unique to DDR4 and LPDDR4 -RD POSTAMBLE: 0.5 (0.5tCK read postamble), 1.5 (1.5tCK read postamble). This is unique to LPDDR4 For LPDDR2/LPDDR3/LPDDR4, if derating is enabled (DERATEEN.derate enable=1), derated tDQSCKmax must be used. When the controller is operating in 1:2 frequency ratio mode, divide the value calculated using the previous equation by 2, and round it up to next integer. Note that,

DDR2/3/m - WL DDR WR PREA LPDDR3: RU(tDQS0 LPDDR4(I RL + BL/2tCK) + WIRD POSTA LPDDR4(I RL + BL/2tCK) + RIODTLon -RU(tODTo Minimum command Include tin turnaroun per-rank, constraint PHY datal what shou Unit: Cloc write late length. Th value prog bit of the SDRAM -CAS laten = write pr unique to RD POSTA postamble LPDDR4. LPDDR3/I is enabled (DERATEI derated tI used. Whe operating ratio mode calculated equation l to next int depending LRDIMM, to adjust t parameter the extra through th Programn dynamic ( and Group depending on the PHY, if using LRDIMM, it may be necessary to adjust the value of this parameter to compensate for the extra cycle of latency through the LRDIMM. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4

depending on the PHY, if using LRDIMM, it may be necessary to adjust the value of this parameter to compensate for the extra cycle of latency through the LRDIMM. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4

#### WR2RD

In DDR4, minimum time from write command to read command for same bank group. In other protoocls, minimum time from write command to read command. This must include time for bus turn-around and all PHY and system requirements. After the PHY has completed training, the value programmed may need to be increased. See the relevant PHY databook for details of what should be included here. The following calculations are minimum values, and do not include the PHY/system requirements mentioned above: DDR4: CWL + PL + BL/2 + tWTR LLPDDR2/3/4:WL + BL/2 +tWTR + 1 Others: CWL + BL/2 + tWTR Where: - CWL: CAS write latency - WL: Write latency - PL: Parity latency -BL: Burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM tWTR L: Internal write to read command delay for same bank group. This comes directly from the SDRAM specification - tWTR: Internal write to read command delay. This comes directly from the SDRAM specification Add one extra cycle for LPDDR2/LPDDR3/ LPDDR4 operation. WTR L must be increased by one if DDR4 2tCK write preamble is used. When the controller is operating in 1:2 mode, divide the value calculated using the previous equation by 2, and round it up to next integer. If your configuration has RANKCTL1.wr2rd dr, write to read bus turn-around between different physical ranks are controlled by RANKCTL1.wr2rd dr. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4

In DDR4, minimum time from write command to read command for same bank group. In other protoocls, minimum time from write command to read command. This must include time for bus turn-around and all PHY and system requirements. After the PHY has completed training, the value programmed may need to be increased. Please see the relevant PHY databook for details of what should be included here. The following calculations are minimum values, and do not include the PHY/system requirements mentioned above: DDR4: CWL + BL/2 + tWTR L LPDDR2/3/4: WL + BL/2 + tWTR + 1Others: CWL + BL/2 + tWTRWhere: - CWL: CAS write latency - WL: Write latency -BL: Burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM tWTR L: Internal write to read command delay for same bank group. This comes directly from the SDRAM specification - tWTR: Internal write to read command delay. This comes directly from the SDRAM specification Add one extra cycle for LPDDR2/LPDDR3/ LPDDR4 operation. WTR L must be increased by one if DDR4 2tCK write preamble is used. When the controller is operating in 1:2 mode, divide the value calculated using the previous equation by 2, and round it up to next integer. If your configuration has RANKCTL1.wr2rd\_dr, write to read bus turn-around between different physical ranks are controlled by RANKCTL1.wr2rd dr. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1,

Group 2, Group 4

DDR4: CV tWTR LL BL/2 + tW+ BL/2 +minimum command same banl minimum command Includes t turnaroun and all pe global con Clocks. W write later latency - F BL = bursmatch the in the BL register to tWTR L =read comi bank grou directly fr specificati internal w command directly fr specificati cycle for I LPDDR4 o controller mode, div calculated equation l to next int Mode: Qu and Group

### **READ\_LATENCY**

Set this field to RL. Indicates the time from read command to read data on SDRAM interface. This must be set to RL. Note that, depending on the PHY, if using RDIMM/ LRDIMM, it might be necessary to adjust the value of RL to compensate for the extra cycle of latency through the RDIMM/LRDIMM. When the controller is operating in 1:2 frequency ratio mode, divide the value calculated using the previous equation by 2, and round it up to next integer. This register field is not required for DDR2 and DDR3, as the DFI read and write latencies defined in DFITMG0 and DFITMG1 are sufficient for those protocols For all protocols, in addition to programming this register field, it is necessary to program DFITMG0 and DFITMG1 to control the read and write latencies Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4

Set to RL command SDRAM in be set to I depending RDIMM/L necessary of RL to co extra cycl the RDIM the contro 1:2 freque divide the using the and round This regis required f (except if set), as th latencies ( and DFITI for those 1 Programn dynamic ( and Group

### WRITE\_LATENCY

Set this field to WL. Indicates the Time from write command to write data on SDRAM interface. This must be set to WL. For mDDR, it must be set to 1. Note that, depending on the PHY, if using RDIMM/ LRDIMM, it might be necessary to adjust the value of WL to compensate for the extra cycle of latency through the RDIMM/LRDIMM. When the controller is operating in 1:2 frequency ratio mode, divide the value calculated using the previous equation by 2, and round it up to next integer. This register field is not required for DDR2 and DDR3, as the DFI read and write latencies defined in DFITMG0 and DFITMG1 are sufficient for those protocols For all protocols, in addition to programming this register field, it is necessary to program DFITMG0 and DFITMG1 to control the read and write latencies Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4

Set to WL command SDRAM in be set to V should no Note that, PHY, if usi LRDIMM, to adjust t compensa of latency LRDIMM. is operating ratio mode calculated equation l to next int field is no and DDR3 MEMC TI the DFI re latencies of and DFITI for those 1 Programn dynamic ( and Group

### **DRAMTMG3** fields

Field	lan966x	lan969x	sparx5	

#### T MRD

tMRD- Indicates the number of cycles to wait after a mode register write or read. Depending on the connected SDRAM, tMRD represents: - DDR2/mDDR: Time from MRS to any command - DDR3/4: Time from MRS to MRS command - LPDDR2: not used - LPDDR3/4: Time from MRS to non-MRS command When the controller is operating in 1:2 frequency ratio mode, program this to (tMRD/2) and round it up to the next integer value. If C/A parity for DDR4 is used, set to tMRD\_PAR(tMOD+PL) instead. If CAL mode is enabled (DFITMG1.dfi\_cmd\_lat > 0), tCAL (=DFITMG1.dfi\_cmd\_lat) must be added to the previous calculations. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4

tMRD: Cycles to wait after a mode register write or read. Depending on the connected SDRAM, tMRD represents: DDR2/mDDR: Time from MRS to any command DDR3/4: Time from MRS to MRS command LPDDR2: not used LPDDR3/4: Time from MRS to non-MRS command. When the controller is operating in 1:2 frequency ratio mode, program this to (tMRD/2) and round it up to the next integer value. If C/A parity for DDR4 is used, set to tMRD PAR(tMOD+PL) instead. Programming Mode: Quasi-dynamic Group 2 and Group 4

#### T MOD

tMOD - Parameter used only in DDR3 and DDR4. Indicates the number of cycles between load mode command and following non-load mode command. If C/A parity for DDR4 is used, set to tMOD PAR(tMOD+PL) instead. If CAL mode is enabled (DFITMG1.dfi t cmd lat > 0), tCAL (=DFITMG1.dfi cmd lat) must be added to the previous calculations. Set to tMOD if controller is operating in 1:1 frequency ratio mode, or tMOD/2 (rounded up to next integer) if controller is operating in 1:2 frequency ratio mode. Note that if using RDIMM/LRDIMM, depending on the PHY, it may be necessary to adjust the value of this parameter to compensate for the extra cycle of latency applied to mode register writes by the RDIMM/ LRDIMM chip. Also note that if using RDIMM or LRDIMM, the minimum value of this register is tMRD L2 if controller is operating in 1:1 frequency ratio mode, or tMRD L2/2 (rounded up to next integer) if controller is operating in 1:2 frequency ratio mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4

tMOD - Parameter used only in DDR3 and DDR4. Indicates the number of cycles between load mode command and following non-load mode command. If C/A parity for DDR4 is used, set to tMOD PAR(tMOD+PL) instead. If CAL mode is enabled (DFITMG1.dfi t cmd lat > 0), tCAL (=DFITMG1.dfi cmd lat) must be added to the previous calculations. Set to tMOD if controller is operating in 1:1 frequency ratio mode, or tMOD/2 (rounded up to next integer) if controller is operating in 1:2 frequency ratio mode. Note that if using RDIMM/LRDIMM, depending on the PHY, it may be necessary to adjust the value of this parameter to compensate for the extra cycle of latency applied to mode register writes by the RDIMM/ LRDIMM chip. Also note that if using LRDIMM, the minimum value of this register is tMRD L2 if controller is operating in 1:1 frequency ratio mode, or tMRD L2/2 (rounded up to next integer) if controller is operating in 1:2 frequency ratio mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4

t.MOD: Parameter used only in DDR3 and DDR4. Cycles between load mode command and following non-load mode command. If C/A parity for DDR4 is used, set to tMOD PAR(tMOD+PL) instead. If MPR writes for DDR4 are used, set to tMOD + AL (or tMPD PAR + AL if C/Aparity is also used). Set to tMOD if controller is operating in 1:1 frequency ratio mode, or tMOD/2 (rounded up to next integer) if controller is operating in 1:2 frequency ratio mode. Note that if using RDIMM/LRDIMM, depending on the PHY, it may be necessary to adjust the value of this parameter to compensate for the extra cycle of latency applied to mode register writes by the RDIMM/LRDIMM chip. Also note that if using LRDIMM, the minimum value of this register is tMRD L2 if controller is operating in 1:1 frequency ratio mode, or tMRD L2/2 (rounded up to next integer) if controller is operating in 1:2 frequency ratio mode. Programming Mode: Quasi-dynamic Group 2 and Group 4

### T\_MRW

Time to wait after a mode register write or read (MRW or MRR). Present only in designs configured to support LPDDR2, LPDDR3 or LPDDR4. LPDDR2 typically requires value of 5. LPDDR3 typically requires value of 10. LPDDR4: Set this to the larger of tMRW and tMRWCKEL. For LPDDR2, this register is used for the time from a MRW/MRR to all other commands. When the controller is operating in 1:2 frequency ratio mode, program this to the above values divided by 2 and round it up to the next integer value. For LDPDR3, this register is used for the time from a MRW/MRR to a MRW/ MRR. Programming Mode: Quasi-dynamic Group 2 and Group 4

### **DRAMTMG4** fields

Field lan966x lan969x sparx5	
------------------------------	--

### T RCD

tRCD - tAL: Indicates the minimum time from activate to read or write command to same bank. When the controller is operating in 1:2 frequency ratio mode, program this to ((tRCD - tAL)/2) and round it up to the next integer value. Minimum value allowed for this register is 1, which implies minimum (tRCD - tAL) value to be 2 when the controller is operating in 1:2 frequency ratio mode. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4

tRCD - tAL: Minimum time from activate to read or write command to same bank. When the controller is operating in 1:2 frequency ratio mode, program this to ((tRCD tAL)/2) and round it up to the next integer value. Minimum value allowed for this register is 1, which implies minimum (tRCD tAL) value to be 2 when the controller is operating in 1:2 frequency ratio mode. Unit: Clocks. Programming Mode: Quasi-dynamic Group 1 and Group 2 and Group 4

#### T CCD

DDR4: tCCD\_L: This is the minimum time between two reads or two writes for same bank group. Others: tCCD: This is the minimum time between two reads or two writes. When the controller is operating in 1:2 frequency ratio mode, program this to (tCCD\_L/2 or tCCD/2) and round it up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasidynamic Group 2, Group 4

DDR4: tCCD\_L: This is the minimum time between two reads or two writes for same bank group. Others: tCCD: This is the minimum time between two reads or two writes. When the controller is operating in 1:2 frequency ratio mode, program this to (tCCD\_L/2 or tCCD/2) and round it up to the next integer value. Unit: clocks. Programming Mode: Quasi-dynamic Group 2 and Group 4

#### T\_RRD

DDR4: tRRD\_L: This is the minimum time between activates from bank "a" to bank "b" for same bank group. Others: tRRD: Minimum time between activates from bank "a" to bank "b" When the controller is operating in 1:2 frequency ratio mode, program this to (tRRD\_L/2 or tRRD/2) and round it up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4

DDR4: tRRD L: Minimum time between activates from bank "a" to bank "b" for same bank group. Others: tRRD: Minimum time between activates from bank "a" to bank "b" When the controller is operating in 1:2 frequency ratio mode, program this to (tRRD L/2 or tRRD/2) and round it up to the next integer value. Unit: Clocks. Programming Mode: Quasi-dynamic Group 2 and Group 4

### T\_RP

tRP: Indicates the minimum time from single-bank precharge to activate of same bank. When the controller is operating in 1:1 frequency ratio mode, t\_rp must be set to RoundUp(tRP/tCK). When the controller is operating in 1:2 frequency ratio mode, t\_rp must be set to RoundDown(RoundUp(tRP/tCK)/2) + 1. When the controller is operating in 1:2 frequency ratio mode in LPDDR4, t\_rp must be set to RoundUp(RoundUp(tRP/tCK)/2). Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4

tRP: Minimum time from precharge to activate of same bank. When the controller is operating in 1:1 frequency ratio mode, t rp should be set to RoundUp(tRP/tCK). When the controller is operating in 1:2 frequency ratio mode, t rp should be set to RoundDown(RoundUp(tRP/ tCK)/2) + 1. When the controller is operating in 1:2 frequency ratio mode in LPDDR4, t rp should be set to RoundUp(RoundUp(tRP/ tCK)/2). Unit: Clocks. Programming Mode: Quasi-dynamic Group 2 and Group 4

### **DRAMTMG5** fields

Field	lan966x	lan969x	sparx5
T_CKSRX	This is the time before CK is maintained as a issuing SRX. Specifies before SRX. Recomme mDDR - 1 - LPDDR2 - 1 LPDDR4 - tCKCKEH - tCKSRX - DDR4 - tCKS controller is operating mode, program this to divided by two and rou integer. Unit: DFI cloc Programming Mode: C2, Group 4	valid clock before the clock stable time ended settings: - 2 - LPDDR3 - 2 - DDR2 - 1 - DDR3 - SRX When the in 1:2 frequency ratio recommended value and it up to next k cycles.	This is the time before Self Refresh Exit CK is maintained as a valid clock before issuing SRX. Specifies the clock stable the before SRX. Recommended settings: -mDDR: 1 - LPDDR2: 2 - LPDDR3: 2 - LPDDR4: tCKCKEH - DDR2: 1 - DDR3: tCKSRX - DDR4: tCKSRX When the controller is operating in 1:2 frequency mode, program this to recommended valided by two and round it up to next integer. Programming Mode: Quasi-dyn. Group 2 and Group 4

#### T CKSRE

This is the time after self-refresh Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after SRE. Recommended settings: - mDDR - 0 - LPDDR2 - 2 - LPDDR3 - 2 - LPDDR4 - tCKELCK - DDR2 - 1 - DDR3 - Max (10 ns, 5 tCK) - DDR4(No RDIMM) - Max (10 ns, 5 tCK) (+ PL(parity latency)()) -

DDR4(RDIMM) - Max (Max (10 ns, 5 tCK) (+ PL(parity latency)()), tCKOff) (\*)Only if

CRCPARCTL1.caparity\_disable\_before\_sr=0, this register must be increased by PL. When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer. Unit: DFI clock cycles.

Programming Mode: Quasi-dynamic Group 2, Group 4

This is the time after Self Refresh Down Entry that CK is maintained as a valid of Specifies the clock disable delay after SRecommended settings: - mDDR: 0 - LPDDR2: 2 - LPDDR3: 2 - LPDDR4: tCKELCK - DDR2: 1 - DDR3: max (10 ns tCK) - DDR4: max (10 ns, 5 tCK) (+ PL(parity latency)()) ()Only if CRCPARCTL1.caparity\_disable\_before\_sthis register should be increased by PL. When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer. Programmin Mode: Quasi-dynamic Group 2 and Group 2 and

#### T CKESR

Indicates the minimum CKE low width for self-refresh or self-refresh power down entry to exit timing in memory clock cycles. Recommended settings: - mDDR - tRFC - LPDDR2 - tCKESR - LPDDR3 - tCKESR - LPDDR4 - max(tCKE, tSR) - DDR2 - tCKE - DDR3 - tCKE + 1 - DDR4(No RDIMM) - tCKE + 1 (+ PL(parity latency)()) - DDR4(RDIMM) - t\_cksre + tCKEV ()Only

CRCPARCTL1.caparity\_disable\_before\_sr=0, this register must be increased by PL. When the controller is operating in 1:2 frequency ratio mode, program this to recommended value divided by two and round it up to next integer. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group

Minimum CKE low width for Self refres Self refresh power down entry to exit ti in memory clock cycles. Recommended settings: - mDDR: tRFC - LPDDR2: tCKE LPDDR3: tCKESR - LPDDR4: max(tCKE tSR) - DDR2: tCKE - DDR3: tCKE + 1 - DDR4: tCKE + 1 (+ PL(parity latency)() ()Only if CRCPARCTL1.caparity\_disable\_before\_sthis register should be increased by PL. When the controller is operating in 1:2

frequency ratio mode, program this to

recommended value divided by two and

round it up to next integer. Programmir

Mode: Quasi-dynamic Group 2 and Grou

### $T_CKE$

2, Group 4

Indicates the minimum number of cycles of CKE HIGH/LOW during power-down and self-refresh. - LPDDR2/LPDDR3 mode - Set this to the larger of tCKE or tCKESR - LPDDR4 mode - Set this to the larger of tCKE or tSR - Non-LPDDR2/non-LPDDR3/non-LPDDR4 designs - Set this to tCKE value When the controller is operating in 1:2 frequency ratio mode, program this to (value described above)/2 and round it up to the next integer value. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4

Minimum number of cycles of CKE HIG LOW during power-down and self refres LPDDR2/LPDDR3 mode: Set this to the larger of tCKE or tCKESR - LPDDR4 modes this to the larger of tCKE or tSR. - NLPDDR2/non-LPDDR3/non-LPDDR4 des Set this to tCKE value. When the control is operating in 1:2 frequency ratio mode program this to (value described above) and round it up to the next integer value Unit: Clocks. Programming Mode: Quasidynamic Group 2 and Group 4

### **DRAMTMG8** fields

Field	lan966x	lan969x	sparx5
T_XS_DLL_X32	tXSDLL: Exit self-refresh to commands requiring a locked DLL. When the controller is operating in 1:2 frequency ratio mode, program this to the previous value divided by 2 and round up to next integer value. Note: Used only for DDR2, DDR3 and DDR4 SDRAMs. Unit: Multiples of 32 DFI clock cycles. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Quasi-dynamic Group 2, Group 4		tXSDLL: Exit Self Refresh to commands requiring a locked DLL. When the controller is operating in 1:2 frequency ratio mode, program this to the above value divided by 2 and round up to next integer value. Unit: Multiples of 32 clocks. Note: Used only for DDR2, DDR3 and DDR4 SDRAMs. Programming Mode: Quasi- dynamic Group 2 and Group 4
T_XS_X32	tXS: Exit self-refresh to commands not requiring a locked DLL. When the controller is operating in 1:2 frequency ratio mode, program this to the previous value divided by 2 and round up to next integer value. Note: Used only for DDR2, DDR3 and DDR4 SDRAMs. Unit: Multiples of 32 DFI clock cycles. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Quasi-dynamic Group 2, Group 4		tXS: Exit Self Refresh to commands not requiring a locked DLL. When the controller is operating in 1:2 frequency ratio mode, program this to the above value divided by 2 and round up to next integer value. Unit: Multiples of 32 clocks. Note: Used only for DDR2, DDR3 and DDR4 SDRAMs. Programming Mode: Quasi- dynamic Group 2 and Group 4

### T\_XS\_ABORT\_X32

tXS ABORT: Exit self-refresh to commands not requiring a locked DLL in selfrefresh Abort. When the controller is operating in 1:2 frequency ratio mode, program this to the previous value divided by 2 and round up to next integer value. Note: Ensure this is less than or equal to t xs x32. Unit: Multiples of 32 DFI clock cycles. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Quasi-

dynamic Group 2,

Group 4

tXS ABORT: Exit Self Refresh to commands not requiring a locked DLL in Self Refresh Abort. When the controller is operating in 1:2 frequency ratio mode, program this to the above value divided by 2 and round up to next integer value. Unit: Multiples of 32 clocks. Note: Ensure this is less than or equal to t xs x32. Programming Mode: Quasidynamic Group 2 and Group 4

# T\_XS\_FAST\_X32

tXS FAST: Exit self-refresh to ZQCL, ZQCS and MRS (only CL, WR, RTP and Geardown mode). When the controller is operating in 1:2 frequency ratio mode, program this to the previous value divided by 2 and round up to next integer value. Note: This is applicable to only ZQCL/ZQCS commands. Note: Ensure this is less than or equal to t xs x32. Unit: Multiples of 32 DFI clock cycles. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Quasi-

dynamic Group 2,

tXS FAST: Exit Self Refresh to ZQCL, ZQCS and MRS (only CL, WR, RTP and Geardown mode). When the controller is operating in 1:2 frequency ratio mode, program this to the above value divided by 2 and round up to next integer value. Unit: Multiples of 32 clocks. Note: This is applicable to only ZQCL/ZQCS commands. Note: Ensure this is less than or equal to t xs x32. Programming Mode: Quasidynamic Group 2 and Group 4

### **DRAMTMG9** fields

ld lan966	lan969x	sparx5
-----------	---------	--------

Group 4

#### WR2RD S

Minimum time from write command to read command for different bank group. This must include time for bus turn-around and all PHY and system requirements. After the PHY has completed training, the value programmed may need to be increased. Please see the relevant PHY databook for details of what should be included here. The following calculations are minimum values, and do not include the PHY/ system requirements mentioned above: CWL + BL/2 + tWTR S Where: - CWL: CAS write latency - BL: Burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM - tWTR S: Internal write to read command delay for different bank group. This comes directly from the SDRAM specification WTR S must be increased by one if DDR4 2tCK write preamble is used. When the controller is operating in 1:2 mode, divide the value calculated using the previous equation by 2, and round it up to next integer. If your configuration has RANKCTL1.wr2rd dr. write to read bus turnaround between different physical ranks are controlled by RANKCTL1.wr2rd dr. Unit: DFI clock cycles.

CWL + PL + BL/2 +tWTR S Minimum time from write command to read command for different bank group. Includes time for bus turnaround, recovery times, and all per-bank, per-rank, and global constraints. Present only in designs configured to support DDR4. Unit: Clocks. Where: -CWL = CASwrite latency - PL =Parity latency - BL =burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM - tWTR S = internal write to read command delay for different bank group. This comes directly from the SDRAM specification. When the controller is operating in 1:2 mode, divide the value calculated using the above equation by 2, and round it up to next integer. Programming Mode: Quasi-dynamic Group 1 and Group 2 and Group

	Programming Mode: Quasi-dynamic Group 1, Group 2, Group 4	
T_RRD_S	tRRD_S: This is the minimum time between activates from bank "a" to bank "b" for different bank group. When the controller is operating in 1:2 frequency ratio mode, program this to (tRRD_S/2) and round it up to the next integer value. Present only in designs configured to support DDR4. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4	tRRD_S: Minimum time between activates from bank "a" to bank "b" for different bank group. When the controller is operating in 1:2 frequency ratio mode, program this to (tRRD_S/2) and round it up to the next integer value. Present only in designs configured to support DDR4. Unit: Clocks. Programming Mode: Quasi-dynamic Group 2 and Group 4
T_CCD_S	tCCD_S: This is the minimum time between two reads or two writes for different bank group. For bank switching (from bank "a" to bank "b"), the minimum time is this value + 1. When the controller is operating in 1:2 frequency ratio mode, program this to (tCCD_S/2) and round it up to the next integer value. Present only in designs configured to support DDR4. Unit: DFI clock cycles. Programming Mode: Quasi-dynamic Group 2, Group 4	tCCD_S: This is the minimum time between two reads or two writes for different bank group. For bank switching (from bank "a" to bank "b"), the minimum time is this value + 1. When the controller is operating in 1:2 frequency ratio mode, program this to (tCCD_S/2) and round it up to the next integer value. Present only in designs configured to support DDR4. Unit: clocks. Programming Mode: Quasi-dynamic Group 2 and Group 4
DDR4_WR_PREAMBLE	DDR4 Write preamble mode. Present only with MEMC_FREQ_RATIO=2. Programming Mode: Quasi-dynamic Group 2, Group 4	DDR4 Write preamble mode - 0: 1tCK preamble - 1: 2tCK preamble Present only with MEMC_FREQ_RATIO=2 Programming Mode: Quasi-dynamic Group 2 and Group 4

2023-05-11 CONFIDENTIAL Page 102 of 185

## **DSGCR** fields

Field	lan966x	lan969x	sparx5
CKEOE	SDRAM CKE Output Enable: Enables, when set, the output driver on the I/O for SDRAM CKE pins.		
RSTOE	SDRAM Reset Output Enable: Enables, when set, the output driver on the I/O for SDRAM RST# pin.	SDRAM Reset Outp	ut Enable.
ODTOE	SDRAM ODT Output Enable: Enables, when set, the output driver on the I/O for SDRAM ODT pins.		
CKOE	SDRAM CK Output Enable: Enables, when set, the output driver on the I/O for SDRAM CK/ CK# pins.		
ODTPDD	ODT Power Down Driver: Powers down, when set, the output driver on the I/O for ODT[3:0] pins. ODTPDD[0] controls the power down for ODT[0], ODTPDD[1] controls the power down for ODT[1], and so on.		

CKEPDD	CKE Power Down Driver: Powers down, when set, the output driver on the I/O for CKE[3:0] pins. CKEPDD[0] controls the power down for CKE[0], CKEPDD[1] controls the power down for CKE[1], and so on.	
SDRMODE	Single Data Rate Mode: Indicates, if set, that the external controller is configured to run in single data rate (SDR) mode. Otherwise if not set the controller is running in half data rate (HDR) mode. This bit not supported in the current version of the PUB.	Single Data Rate Mode.
RRMODE	Rise-to-Rise Mode: Indicates, if set, that the PHY mission mode is configured to run in rise-to-rise mode. Otherwise if not set the PHY mission mode is running in rise-to- fall mode.	
ATOAE	ATO Analog Test En	nable.
DTOOE	DTO Output Enable: Enables, when set, the output driver on the I/O for DTO pins.	DTO Output Enable.

DTOIOM	DTO I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DTO pins.	DTO I/O Mode.
DTOPDR	DTO Power Down Receiver: Powers down, when set, the input receiver on the I/O for DTO pins.	DTO Power Down Receiver.
DTOPDD	DTO Power Down Driver: Powers down, when set, the output driver on the I/O for DTO pins.	
DTOODT	DTO On-Die Termination: Enables, when set, the on-die termination on the I/O for DTO pins.	DTO On-Die Termination.
PUAD	PHY Update Acknowledge Delay: Specifies the number of clock cycles that the indication for the completion of PHY update from the PHY to the controller should be delayed. This essentially delays, by this many clock cycles, the deassertion of dfi_ctrlup_ack and dfi_phyupd_req signals relative to the time when the delay lines or I/Os are updated.	PHY Update Acknowledge Delay.

BRRMODE	Bypass Rise-to-Rise Mode: Indicates, if set, that the PHY bypass mode is configured to run in rise-to-rise mode. Otherwise if not set the PHY bypass mode is running in rise-to-fall mode.	
DQSGX	DQS Gate Extension: Specifies, if set, that the DQS gating must be extended by two DRAM clock cycles and then re-centered, i.e. one clock cycle extension on either side.	DQS Gate Extension.
CUAEN	Controller Update Acknowledge Enable: Specifies, if set, that the PHY should issue controller update acknowledge when the DFI controller update request is asserted. By default the PHY does not acknowledge controller initiated update requests but simply does an update whenever there is a controller update request. This speeds up the update.	Controller Update Acknowledge Enable.

LPPLLPD	Low Power PLL Power Down: Specifies, if set, that the PHY should respond to the DFI low power opportunity request and power down the PLL of the byte if the wakeup time request satisfies the PLL lock time.	Low Power PLL Power Down.
LPIOPD	Low Power I/O Power Down: Specifies, if set, that the PHY should respond to the DFI low power opportunity request and power down the I/ Os of the byte.	Low Power I/O Power Down.

ZUEN	Impedance Update Enable: Specifies, if set, that in addition to DDL VT update, the PHY could also perform impedance calibration (update). Refer to the "Impedance Control Register 0-1 (ZQnCR0-1)" bit fields DFICU0, DFICU1 and DFICCU bits to control if an impedance calibration is performed (update) with a DFI controller update request. Refer to the "Impedance Control Register 0-1 (ZQnCR0-1)" bit fields DFIPU0 and DFIPU1 bits to control if an impedance calibration is performed (update) with a DFI PHY update request.	
BDISEN	Byte Disable Enable: Specifies, if set, that the PHY should respond to DFI byte disable request. Otherwise the byte disable from the DFI is ignored in which case bytes can only be disabled using the DXnGCR register.	Byte Disable Enable.

PUREN	PHY Update Request Enable: Specifies if set, that the PHY should issue PHYinitiated update request when there is DDL VT drift.	PHY Update Reque	st Enable.
CTLZUEN		Controller Impedan	ce Update Enable.
RESERVED_13		Reserved for future	use.
WRRMODE		Write Path Rise-to-I	Rise Mode.
RRRMODE		Read Path Rise-to-F	Rise Mode.
PHYZUEN		PHY Impedance Update Enable.	
LPACIOPD		Low Power AC I/O Power Down.	
RESERVED_31_25		Reserved for future use.	
RESERVED_31_24			Reserved for future use.

### **DTCR** fields

Field	lan966x	lan969x	sparx5
RFSHDT	Refresh During Training: A non-zero value specifies that a burst of refreshes equal to the number specified in this field should be sent to the SDRAM after training each rank except the last rank.		

RANKEN	Rank Enable: Specifies the ranks that are enabled for data-training. Bit 0 controls rank 0, bit 1 controls rank 1, bit 2 controls rank 2, and bit 3 controls rank 3. Setting the bit to '1' enables the rank, and setting it to '0' disables the rank.	
DTEXD	Data Training Extended Write DQS: Enables, if set, an extended write DQS whereby two additional pulses of DQS are added as post-amble to a burst of writes. Generally this should only be enabled when running read bit deskew with the intention of performing read eye deskew prior to running write leveling adjustment.	

DTDSTP	Data Training Debug Step: A write of 1 to this bit steps the data training algorithm through a single step. This bit is used to initiate one step of the data training algorithm in question. This bit is self-clearing. To trigger the next step, this bit must be written to again. Note: The training steps must be repeated in order to get new data in the "Data Training Eye Data Register 0-1 (DTEDR0-1)" For example, to see the training results for a different lane, select that lane and repeat the training steps to populate DTEDR0 and DTEDR1 with the correct data.	
DTDEN	Data Training Debug Enable: Enables, if set, the data training single step debug mode.	
DTDBS	Data Training Debug Byte Select: Selects the byte during data training single step debug mode. Note: DTDEN is not used to enable this feature.	

DTWDQMO	Data Training WDQ Margin Override: If set, the Training WDQ Margin value specified in DTCR[11:8] (DTWDQM) is used during data training. Otherwise the value is computed as ¼ of the ddr_clk period measurement found during calibration of the WDQ LCDL.	
DTBDC	Data Training Bit Deskew Centering: Enables, if set, eye centering capability during write and read bit deskew training.	
DTWBDDM	Data Training Write Bit Deskew Data Mask, if set, it enables write bit deskew of the data mask.	
DTWDQM	Training WDQ Margin: Defines how close to 0 or how close to 2*(wdq calibration_value) the WDQ LCDL can be moved during training. Basically defines how much timing margin.	
DTCMPD	Read Data Training Compare Data: Specifies, if set, that DQS gate training should also check if the returning read data is correct. Otherwise data- training only checks if the correct number of DQS edges were returned.	

DTMPR	Read Data Training Using MPR (DDR3 Only): Specifies, if set, that DQS gate training should use the SDRAM Multi-Purpose Register (MPR) register. Otherwise datatraining is performed by first writing to some locations in the SDRAM and then reading them back.	
DTRANK	Data Training Rank: Select the SDRAM rank to be used during Read DQS gate training, Read/ Write Data Bit Deskew, Read/Write Eye Training.	
DTRPTN	Data Training Repeat Number: Repeat number used to confirm stability of DDR write or read. Note: The minimum value should be 0x4	

## DTCR0 fields

Field	lan966x	lan969x	sparx5
DTRPTN		Data Training Repeat Number.	
RESERVED_5_4		Reserved for future use.	
DTMPR		Data Training Using MPR.	
DTCMPD		Data Training Compare Data.	
RESERVED_10_8		Reserved for future use.	
DTDBS4		Data Training Debu Significant Bit.	g Byte Select Most
DTWBDDM		Data Training Write Mask.	e Bit Deskew Data

DTBDC	Data Training Bit Deskew Centering.
DTRDBITR	Data Training read DBI deskewing configuration.
DTDBS	Data Training Debug Byte Select.
DTDEN	Data Training Debug Enable.
DTDSTP	Data Training Debug Step.
DTEXD	Data Training Extended Write DQS.
RESERVED_23	Reserved for future use.
DTDRS	Data Training Debug Rank Select.
RESERVED_27_26	Reserved for future use.
RFSHDT	Refresh During Training and BIST.
DTEXG	Data Training with Early/ Extended Gate.

# DTCR1 fields

Field	lan966x	lan969x	sparx5
BSTEN		Basic Gate Training Enable.	
RDLVLEN		Read Leveling Enab	le.
RDPRMBL_TRN		Read Preamble Trai	ning Enable.
RESERVED_3		Reserved for future use.	
RDLVLGS		Read Leveling Gate Shift.	
RESERVED_7		Reserved for future use.	
RDLVLGDIFF		Read Leveling Gate Sampling Difference.	
WLVLDPRD		Write Leveling Validation Period.	
DTRANK		Data Training Rank	
RESERVED_15_14		Reserved for future use.	
RANKEN		Rank Enable.	

RANKEN_RSVD	Rank Enable Reserv	ved
RESERVED_11		Reserved for future use.

## DTPR0 fields

Field	lan966x	lan969x	sparx5
TRC	Activate to activate command delay (same bank). Valid values are 2 to 63.		
TRRD	Activate to activate command delay (different banks). Valid values are 1 to 15.	Activate to activate (different banks).	command delay
TRAS	Activate to precharge command delay. Valid values are 2 to 63.	Activate to prechar	ge command delay.
TRCD	Activate to read or write delay. Minimum time from when an activate command is issued to when a read or write to the activated row can be issued. Valid values are 2 to 15.		

TRP	Precharge command period: The minimum time between a precharge command and any other command. Note that the Controller automatically derives tRPA for 8- bank DDR2 devices by adding 1 to tRP. Valid values are 2 to 15.	Precharge command period.
TWTR	Internal write to read command delay. Valid values are 1 to 15.	
TRTP	Internal read to precharge command delay. Valid values are 2 to 15.	Internal read to precharge command delay.
RESERVED_7_4		Reserved for future use.
RESERVED_15		Reserved for future use.
RESERVED_23		Reserved for future use.
RESERVED_31_30		Reserved for future use.

## DTPR1 fields

Field	lan966x	lan969x	sparx5	

TAON_OFF_D	ODT turn-on/turn-off delays (DDR2 only). The delays are in clock cycles. Valid values are: 00 = 2/2.5 01 = 3/3.5 10 = 4/4.5 11 = 5/5.5 Most DDR2 devices utilize a fixed value of 2/2.5. For non-standard SDRAMs, the user must ensure that the operational Write Latency is always greater than or equal to the ODT turn-on delay. For example, a DDR2 SDRAM with CAS latency set to 3 and CAS additive latency set to 0 has a Write Latency of 2. Thus 2/2.5 can be used, but not 3/3.5 or higher.	
TWLO	Write leveling output delay: Number of clock cycles from when write leveling DQS is driven high by the control block to when the results from the SDRAM on DQ is sampled by the control block. This must include the SDRAM tWLO timing parameter plus the round trip delay from control block to SDRAM back to control block.	

TWLMRD	Minimum delay from when write leveling mode is programmed to the first DQS/ DQS# rising edge.	Minimum delay from when write leveling mode is programmed to the first DQS/DQS# rising edge
TRFC	Refresh-to-Refresh: Indicates the minimum time, in clock cycles, between two refresh commands or between a refresh and an active command. This is derived from the minimum refresh interval from the datasheet, tRFC(min), divided by the clock cycle time. The default number of clock cycles is for the largest JEDEC tRFC(min parameter value supported.	
TFAW	4-bank activate period. No more than 4-bank activate commands may be issued in a given tFAW period. Only applies to 8-bank devices. Valid values are 2 to 63.	4-bank activate period.

TMOD	Load mode update delay (DDR3 only). The minimum time between a load mode register command and a non-load mode register command. Valid values are: 000 = 12 001 = 13 010 = 14 011 = 15 100 = 16 101 = 17 110 - 111 = Reserved.	Load mode update delay.
TMRD	Load mode cycle time: The minimum time between a load mode register command and any other command. For DDR3 this is the minimum time between two load mode register commands. Valid values for DDR2 are 2 to 3. For DDR3, the value used for tMRD is 4 plus the value programmed in these bits, i.e. tMRD value for DDR3 ranges from 4 to 7.	Load mode cycle time.
RESERVED_7_5		Reserved for future use.
RESERVED_15_11		Reserved for future use.
RESERVED_31_30		Reserved for future use.

## DTPR2 fields

Field lan966x	lan969x	sparx5
---------------	---------	--------

TCCD	Read to read and write to write command delay. Valid values are: 0 = BL/2 for DDR2 and 4 for DDR3 1 = BL/2 + 1 for DDR2 and 5 for DDR3	
TRTW	Read to Write command delay. Valid values are: 0 = standard bus turn around delay 1 = add 1 clock to standard bus turn around delay This parameter allows the user to increase the delay between issuing Write commands to the SDRAM when preceded by Read commands. This provides an option to increase bus turn-around margin for high frequency systems.	Read to Write command delay.

TRTODT	Read to ODT delay (DDR3 only). Specifies whether ODT can be enabled immediately after the read postamble or one clock delay has to be added. Valid values are: 0 = ODT may be turned on immediately after read post-amble 1 = ODT may not be turned on until one clock after the read postamble If tRTODT is set to 1, then the read-to-write latency is increased by 1 if ODT is enabled.	Read to ODT delay.
TDLLK	DLL locking time. Valid values are 2 to 1023.	
TCKE	CKE minimum pulse width. Also specifies the minimum time that the SDRAM must remain in power down or self refresh mode. For DDR3 this parameter must be set to the value of tCKESR which is usually bigger than the value of tCKE. Valid values are 2 to 15.	CKE minimum pulse width.

ТХР	Power down exit delay. The minimum time between a power down exit command and any other command. This parameter must be set to the maximum of the various minimum power down exit delay parameters specified in the SDRAM datasheet, i.e. max(tXP, tXARD, tXARDS) for DDR2 and max(tXP, tXPDLL) for DDR3. Valid values are 2 to 31.	
TXS	Self refresh exit delay. The minimum time between a self refresh exit command and any other command. This parameter must be set to the maximum of the various minimum self refresh exit delay parameters specified in the SDRAM datasheet, i.e. max(tXSNR, tXSRD) for DDR2 and max(tXS, tXSDLL) for DDR3. Valid values are 2 to 1023.	Self refresh exit delay.
RESERVED_15_10		Reserved for future use.
RESERVED_23_20		Reserved for future use.
RESERVED_27_25		Reserved for future use.
RESERVED_31_29		Reserved for future use.

### DTPR3 fields

Field	lan966x	lan969x	sparx5
TDQSCK		DQS output access	time from CK/CK#.
RESERVED_7_3		Reserved for future	use.
TDQSCKMAX		Maximum DQS outp	out access time
RESERVED_15_11		Reserved for future	use.
TDLLK		DLL locking time.	
TCCD		Read to read and w command delay.	rite to write
TOFDX		ODT turn-off delay	extension.

### DTPR4 fields

Field	lan966x	lan969x	sparx5
TXP		Power down exit delay.	
RESERVED_7_5		Reserved for future use.	
TWLO		Write leveling output delay.	
RESERVED_15_12		Reserved for future use.	
TRFC		Refresh-to-Refresh.	
RESERVED_27_26		Reserved for future	use.
TAOND_TAOFD		ODT turn-on/turn-of	ff delays.
RESERVED_31_30		Reserved for future	use.

## DTPR5 fields

Field	lan966x	lan969x	sparx5
TWTR		Internal write to rea	ad command delay.
RESERVED_7_5		Reserved for future use.	
TRCD		Activate to read or write delay.	
RESERVED_15		Reserved for future use.	

TRC	Activate to activate command delay (same bank).
RESERVED_31_24	Reserved for future use.

## **DXCCR** fields

Field	lan966x	lan969x	sparx5
DDPDRCDO	Dynamic Data Power Down Receiver Count Down Offset: Offset applied in calculating window of time where receiver is powered up		
DDPDDCDO	Dynamic Data Power Down Driver Count Down Offset: Offset applied in calculating window of time where driver is powered up		

#### **DYNDXPDR**

Data Power Down Receiver: Dynamically powers down, when set, the input receiver on I/O for the DQ pins of the active DATX8 macros. Applies only when DXPDR and DXnGCR.DXPDR are not set to 1. Receiver is powered-up on a DFI READ command and powered-down (trddata en + fixed read latency + n) HDR cycles after the last DFI READ command. Note that n is defined by the register bit field DXCCR[31:28] (DDPDRCDO).

DYNDXPDD	Dynamic Data Power Down Driver: Dynamically powers down, when set, the output driver on I/ O for the DQ pins of the active DATX8 macros. Applies only when DXPDD and DXnGCR.DXPDD are not set to 1. Driver is powered- up on a DFI WRITE command and powered- down (twrlat + WL/2 + n) HDR cycles after the last DFI WRITE command. Note that n is defined by the register bit field DXCCR[27:24] (DDPDDCDO).	
UDQIOM	Unused DQ I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for unused DQ pins.	Unused DQ I/O Mode.
UDQPDR	Unused DQ Power Down Receiver: Powers down, when set, the input receiver on the I/O for unused DQ pins.	
UDQPDD	Unused DQ Power Down Driver: Powers down, when set, the output driver on the I/O for unused DQ pins.	

UDQODT	Unused DQ On- Die Termination: Enables, when set, the on-die termination on the I/O for unused DQ pins.	
MSBUDQ	Most Significant Byte Unused DQs: Specifies the number of DQ bits that are not used in the most significant byte. The used (valid) bits for this byte are [8-MSBDQ- 1:0]. To disable the whole byte, use the DXnGCR.DXEN register.	Most Significant Byte Unused DQs.
DQSNRES	DQS Resistor: Selects the on-die pull-down/pull-up resistor for DQS pins. DQSRES[3] selects pull-down (when set to 0) or pull-up (when set to 1). DQSRES[2:0] selects the resistor value. Refer PHY databook for pull- down/pull-up resistor values (RA_SEL/RB_SEL) for DQS/DQS_b.	DQS# Resistor.

DQSRES	DQS Resistor: Selects the on-die pull-down/pull-up resistor for DQS pins. DQSRES[3] selects pull-down (when set to 0) or pull-up (when set to 1). DQSRES[2:0] selects the resistor value. Refer PHY databook for pull- down/pull-up resistor values (RA_SEL/RB_SEL) for DQS/DQS_b.	DQS Resistor.
DXPDR	Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the PDR configuration bit of the individual DATX8.	
DXPDD	Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/ DQS# pins of all DATX8 macros. This bit is ORed with the PDD configuration bit of the individual DATX8.	

MDLEN	Master Delay Line Enable: Enables, if set, all DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the MDLEN bit in the individual DATX8.	Master Delay Line Enable.
DXIOM	Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/ DQS# pins of all DATX8 macros. This bit is ORed with the IOM configuration bit of the individual DATX8.	Data I/O Mode.

DXODT	Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ, DM, and DQS/ DQS# pins of all DATX8 macros. This bit is ORed with the ODT configuration bit of the individual DATX8 ("DATX8 General Configuration Register (DXnGCR)"	Data On-Die Termin	nation.
DQSGLB		Read DQS Gate I/O	Loopback.
DXSR		Data Slew Rate.	
RESERVED_19_18		Reserved for future use.	
QSCNTENCTL		QS Counter Enable Control.	
QSCNTEN		QS Counter Enable	
DXDCCBYP		DATX8 Duty Cycle	Correction Bypass.
RESERVED_28_24		Reserved for future	use.
RKLOOP		Rank looping (per-renable.	rank eye centering)
X4DQSMD		X4 DQS Mode.	
X4MODE		X4 SDRAM Mode.	
RESERVED_20_18			Reserved for future use.

# **ECCCFG0** fields

Field	lan966x	lan969

ECC_REGION_MAP_GRANU	Indicates granularity of selectable protected region. Define one region size for ECCCFG0.ecc_region_map 0 - 1/8 of memory spaces - 1 - 1/16 of memory spaces - 2 - 1/32 of memory spaces - 3 - 1/64 of memory spaces Programming Mode: Static	Indicates granularity protected region. Def size for ECCCFG0.ecc Programming Mode:	
ECC_REGION_MAP_OTHER	When ECCCFG0.ecc_region_map_granu>0, there is a region which is not controlled by ecc_region_map. This register defines the region to be protected or non-protected for Inline ECC 0 - Non-Protected - 1 - Protected This register is valid only when ECCCFG0.ecc_region_map_granu>0 && ECCCFG0.ecc_mode=4. Programming Mode: Static	When ECCCFG0.ecc_region there is a region whic controlled by ecc_reg register defines the re protected or non-prot ECC. This register is r ECCCFG0.ecc_region && ECCCFG0.ecc_me Programming Mode: 1	
ECC_AP_ERR_THRESHOLD	Sets threshold for address parity error. ECCAPSTAT.ecc_ap_e number of ECC errors (correctable/uncorrectable) within one this threshold. This register value must be less than "Total nuchecks within one burst" when this feature is used, "Total nucheck within one burst" is calculated by (DRAM Data width) to 64. Programming Mode: Static		
BLK_CHANNEL_IDLE_TIME_X32	Indicates the number of cycles on HIF interface with no acceregions which causes flush of all the block channels. In order channel, uMCTL2 injects write ECC command (when there is HIF command) if there is any write in the block and then stop block address 0 - Indicates no timeout (feature is disabled, with this version) - 1 - Indicates 32 cycles - 2 - Indicates 2*32 on Unit: Multiples of 32 DFI clock cycles. For more information program this register field, see "Note 1" in the "Notes on Times section. Programming Mode: Quasi-dynamic Group 3		
ECC_REGION_MAP	Selectable Protected Region setting. Memory space is divided regions which is determined by ECCCFG0.ecc_region_map_g Highest 1/8 memory space is always ECC region. Lowest 7 respectively Protected Regions. The Selectable Protected Region protected/non-protected selectively by ECCCFG0.ecc_region_Other upper regions are non-protected region if any. Each bit ECCCFG0.ecc_region_map[6:0] correspond to each of lowest respectively. In order to protect a region with ECC, set the coton, otherwise set to 0. All "0"s is invalid - there must be at leprotected region if inline ECC is enabled through ECCCFG0.eregister. All regions are protected with the following setting. ecc_region_map=7'b11111111 - ecc_region_map_granu=0 Online region is protected with the following setting ecc_region_map=7'b00000001 - ecc_region_map_granu=3 Promode: Quasi-dynamic Group 3		

ECC_REGION_REMAP_EN	Enables remapping ECC region feature. Only supported when inline ECC is enabled 0 - Disable - 1 - Enable Programming Mode: Static Enables remapping feature. Only supported is enabled. Programming Mode: Static		
ECC_AP_EN	Enables address protection feature. Only supported when inline ECC is enabled 0 - Disable - 1 - Enable Programming Mode: Static	Enables address proto Only supported when enabled. Programmin	
DIS_SCRUB	Disables ECC scrubs. Valid only when 3'b101 and MEMC_USE_RMW is defining in the ECC mode and the register values Static	ed. Note: Scrub is not :	
ECC_MODE	ECC mode indicator 000 - ECC disabled - 100 - ECC enabled - SEC/DED over 1 beat - 101 - ECC enabled - Advanced ECC X4/X8 (Illegal value when MEMC_INLINE_ECC=1) - all other settings are reserved for future use Programming Mode: Static	ECC mode indicator. I described in "Values" reserved. Programmin	

## **INITO** fields

Field lan966x	lan969x	sparx5	
---------------	---------	--------	--

2023-05-11 CONFIDENTIAL Page 132 of 185

#### SKIP\_DRAM\_INIT

If lower bit is enabled the **SDRAM** initialization routine is skipped. The upper bit decides what state the controller starts up in when reset is removed. - 00 -**SDRAM** Initialization routine is run after power-up -01 - SDRAM Initialization routine is skipped after power-up. The controller starts up in normal Mode - 11 - SDRAM Initialization routine is skipped after power-up. The controller starts up in selfrefresh Mode - 10 - Reserved **Programming** Mode: Quasidynamic Group 2

If lower bit is enabled the SDRAM initialization routine is skipped. The upper bit decides what state the controller starts up in when reset is removed. Value "10" is reserved. Programming Mode: Quasidynamic Group 2

If lower bit is enabled the **SDRAM** initialization routine is skipped. The upper bit decides what state the controller starts up in when reset is removed - 00 -**SDRAM** Intialization routine is run after power-up -01 - SDRAM Intialization routine is skipped after power-up. Controller starts up in Normal Mode - 11 -**SDRAM** Intialization routine is skipped after power-up. Controller starts up in Self-refresh Mode - 10 -**SDRAM** Intialization routine is run after power-up. Programming Mode: Quasidynamic Group 2

#### POST\_CKE\_X1024

Indicates the number of cycles to wait after driving CKE high to start the SDRAM initialization sequence. DDR2 typically requires a 400 ns delay, requiring this value to be programmed to 2 at all clock speeds. LPDDR2/ LPDDR3 typically requires this to be programmed for a delay of 200 us. LPDDR4 typically requires this to be programmed for a delay of 2 us. When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. Unit: Multiples of 1024 DFI clock cycles. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Static

Cycles to wait after driving CKE high to start the **SDRAM** initialization sequence. Unit: 1024 DFI clock cycles. DDR2 typically requires a 400 ns delay, requiring this value to be programmed to 2 at all clock speeds. LPDDR2/ LPDDR3 typically requires this to be programmed for a delay of 200 us. LPDDR4 typically requires this to be programmed for a delay of 2 us. When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. Programming Mode: Static

#### PRE\_CKE\_X1024

Indicates the number of cycles to wait after reset before driving CKE high to start the SDRAM initialization sequence. DDR2 specifications typically require this to be programmed for a delay of  $\geq$  200 us. LPDDR2/LPDDR3: tINIT1 of 100 ns (min) LPDDR4: tINIT3 of 2 ms (min) When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. For DDR3/DDR4 RDIMMs, this must include the time needed to satisfy tSTAB. Unit: Multiples of 1024 DFI clock cycles. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Static

Cycles to wait after reset before driving CKE high to start the **SDRAM** initialization sequence. Unit: 1024 DFI clock cycles. DDR2 specifications typically require this to be programmed for a delay of  $\geq 200$ us. LPDDR2/ LPDDR3: tINIT1 of 100 ns (min) LPDDR4: tINIT3 of 2 ms (min) When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. For DDR3/DDR4 RDIMMs, this should include the time needed to satisfy tSTAB Programming Mode: Static

#### INIT1 fields

Field	lan966x	lan969x	sparx5
-------	---------	---------	--------

#### DRAM\_RSTN\_X1024

Indicates the number of cycles to assert SDRAM reset signal during init sequence. This is only present for designs supporting DDR3, DDR4 or LPDDR4 devices. For use with a Synopsys DDR PHY, this must be set to a minimum of 1. When the controller is operating in 1:2 frequency ratio mode, program this to IEDEC spec value divided by 2, and round it up to the next integer value. Unit: Multiples of 1024 DFI clock cycles. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Static

Number of cycles to assert SDRAM reset signal during init sequence. This is only present for designs supporting DDR3, DDR4 or LPDDR4 devices. For use with a Synopsys DDR PHY, this should be set to a minimum of 1. When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. Unit: 1024 DFI clock cycles. Programming Mode: Static

### PRE OCD X32

Indicates the wait period before driving the OCD complete command to SDRAM. There is no known specific requirement for this; it may be set to zero. Unit: Multiples of 32 DFI clock cycles. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Static

Wait period before driving the OCD complete command to SDRAM. Unit: Counts of a global timer that pulses every 32 DFI clock cycles. There is no known specific requirement for this; it may be set to zero. Programming Mode: Static

#### **INIT3** fields

Field	lan966x	lan969x	sparx5	

#### MR

DDR2: Indicates the value to write to MR register. Bit 8 is for DLL and the setting here is ignored. The uMCTL2 sets this bit appropriately. DDR3/ DDR4: Value loaded into MR0 register. mDDR: Value to write to MR register. LPDDR2/LPDDR3/ LPDDR4 - Value to write to MR1 register Programming Mode: Quasi-dynamic Group 1, Group 4

DDR2:Indicates the value to write to MR register. Bit 8 is for DLL and the setting here is ignored. The uMCTL2 sets this bit appropriately. DDR3/ DDR4: Value loaded into MR0 register. mDDR: Value to write to MR register. LPDDR2/LPDDR3/ LPDDR4 - Value to write to MR1 register Programming Mode: Quasi-dynamic Group 1, Group 4

DDR2: Value to write to MR register. Bit 8 is for DLL and the setting here is ignored. The uMCTL2 sets this bit appropriately. DDR3/ DDR4: Value loaded into MR0 register. mDDR: Value to write to MR register. LPDDR2/LPDDR3/ LPDDR4 - Value to write to MR1 register Programming Mode: Quasi-dynamic Group 1 and Group 4

#### **EMR**

DDR2: Indicates the value to write to EMR register. Bits 9:7 are for OCD and the setting in this register is ignored. The uMCTL2 sets those bits appropriately. DDR3/DDR4: Value to write to MR1 register Set bit 7 to 0. mDDR: Value to write to EMR register. LPDDR2/LPDDR3/LPDDR4 - Value to write to MR2 register. Programming Mode: Quasi-dynamic Group 4

DDR2: Value to write to EMR register. Bits 9:7 are for OCD and the setting in this register is ignored. The uMCTL2 sets those bits appropriately. DDR3/ DDR4: Value to write to MR1 register Set bit 7 to 0. If PHYevaluation mode training is enabled, this bit is set appropriately by the uMCTL2 during write leveling. mDDR: Value to write to EMR register. LPDDR2/ LPDDR3/LPDDR4 -Value to write to MR2 register Programming Mode: Quasi-dynamic Group 4

### **INIT4** fields

Field	lan966x	lan969x	sparx5	

EMR2	DDR2: Indicates the value to write to EMR2 register. DDR3/DDR4: Value to write to MR2 register. LPDDR2/LPDDR3/LPDDR4: Value to write to MR3 register. mDDR: Unused. Programming Mode: Quasi-dynamic Group 4	DDR2: Value to write to EMR2 register. DDR3/DDR4: Value to write to MR2 register LPDDR2/LPDDR3/ LPDDR4: Value to write to MR3 register mDDR: Unused Programming Mode: Quasi-dynamic Group 4
EMR3	DDR2: Indicates the value to write to EMR3 register. DDR3/DDR4: Value to write to MR3 register. mDDR/LPDDR2/LPDDR3: Unused. LPDDR4: Value to write to MR13 register. Programming Mode: Quasi-dynamic Group 2, Group 4	DDR2: Value to write to EMR3 register. DDR3/DDR4: Value to write to MR3 register mDDR/LPDDR2/ LPDDR3: Unused LPDDR4: Value to write to MR13 register Programming Mode: Quasi-dynamic Group 2 and Group 4

# **INIT5** fields

### DEV\_ZQINIT\_X32

ZQ initial calibration, tZQINIT. Present only in designs configured to support DDR3 or DDR4 or LPDDR2/LPDDR3. DDR3 typically requires 512 SDRAM clock cycles. DDR4 requires 1024 SDRAM clock cycles. LPDDR2/LPDDR3 requires 1 us. When the controller is operating in 1:2 frequency ratio mode, program this to IEDEC spec value divided by 2, and round it up to the next integer value. Unit: Multiples of 32 DFI clock cycles. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Static

ZO initial calibration, tZQINIT. Present only in designs configured to support DDR3 or DDR4 or LPDDR2/ LPDDR3. DDR3 typically requires 512 SDRAM clock cycles. DDR4 requires 1024 SDRAM clock cycles. LPDDR2/ LPDDR3 requires 1 us. When the controller is operating in 1:2 frequency ratio mode, program this to JEDEC spec value divided by 2, and round it up to the next integer value. Unit: 32 DFI clock cycles. **Programming** Mode: Static

#### MAX\_AUTO\_INIT\_X1024

Maximum duration of the auto initialization, tINIT5. Present only in designs configured to support LPDDR2/ LPDDR3. LPDDR2/ LPDDR3 typically requires 10 us. Unit: 1024 DFI clock cycles. **Programming** Mode: Static

### **INIT6** fields

Field	lan966x	lan969x	sparx5
MR5		DDR4 - Indicates the value to be loaded into SDRAM MR5 registers. LPDDR4-Value to be loaded into SDRAM MR12 registers. Programming Mode: Quasi-dynamic Group 1, Group 4	DDR4- Value to be loaded into SDRAM MR5 registers. LPDDR4- Value to be loaded into SDRAM MR12 registers. Programming Mode: Quasi-dynamic Group 1 and Group 4
MR4		DDR4 - Indicates the value to be loaded into SDRAM MR4 registers. LPDDR4-Value to be loaded into SDRAM MR11 registers. Programming Mode: Quasi-dynamic Group 2, Group 4	DDR4- Value to be loaded into SDRAM MR4 registers. LPDDR4- Value to be loaded into SDRAM MR11 registers. Programming Mode: Quasi-dynamic Group 2 and Group 4

## **INIT7** fields

Field	lan966x	lan969x	sparx5
MR6		DDR4 - Indicates the value to be loaded into SDRAM MR6 registers. LPDDR4-Value to be loaded into SDRAM MR14 registers. Programming Mode: Quasi-dynamic Group 4	DDR4- Value to be loaded into SDRAM MR6 registers. LPDDR4- Value to be loaded into SDRAM MR14 registers. Programming Mode: Quasi-dynamic Group 4

## **MSTR** fields

Field	lan966x	lan969x

ACTIVE_RANKS	Only present for multi-rank configurations. Each bit represents one rank. For two-rank configurations, only bits[25:24] are present 1 - Populated - 0 - Unpopulated LSB is the lowest rank number. For two ranks following combinations are legal: - 01 - One rank - 11 - Two ranks - Others - Reserved For four ranks following combinations are legal: - 0001 - One rank - 0011 - Two ranks - 1111 - Four ranks Programming Mode: Static	Only present for multi-rank configurations. Each bit repres one rank. For two-rank configurations only bits[25:24] are present Populated - 0 - Unpopulated LS lowest rank number. For two rates only the following values are left oneRank - Tworanks - Others - Reserved For four ranks follow combinations are legal: - 0001 rank - 0011 - Two ranks - 1111 ranks Programming Mode: Sta
BURST_RDWR	Indicates SDRAM burst length used: -0001 - Burst length of 2 (only supported for mDDR) - 0010 - Burst length of 4 - 0100 - Burst length of 8 - 1000 - Burst length of 16 (only supported for mDDR, LPDDR2, and LPDDR4) All other values are reserved. This bit controls the burst size used to access the SDRAM. This must match the burst length mode register setting in the SDRAM. (For BC4/8 on-the-fly mode of DDR3 and DDR4, set this field to 0x0100) Burst length of 2 is not supported with AXI ports when MEMC_BURST_LENGTH is 8. Burst length of 2 is only supported when the controller is operating in 1:1 frequency mode. For DDR3, DDR4 and LPDDR3, this must be set to 0x0100 (BL8). For LPDDR4, this must be set to 0x1000 (BL16). Programming Mode: Static	Indicates SDRAM burst length All other values are reserved. (3 "Values" section) This bit contriburst size used to access the S This must match the burst leng mode register setting in the SI (For BC4/8 on-the-fly mode of I and DDR4, set this field to 0x0 Burst length of 2 is not suppor AXI ports when MEMC_BURST_LENGTH is 8. length of 2 is only supported w controller is operating in 1:1 frequency mode. For DDR3, DI LPDDR3, this must be set to 0x (BL8). For LPDDR4, this must to 0x1000 (BL16). Programmir Mode: Static
DLL_OFF_MODE	Set to: - 1 - When the uMCTL2 and DRAM has to be put in DLL-off mode for low frequency operation - 0 - To put uMCTL2 and DRAM in DLL-on mode for normal frequency operation If DDR4 CRC/parity retry is enabled (CRCPARCTL1.crc_parity_retry_enable = 1), dll_off_mode is not supported, and this bit must be set to '0'. Programming Mode: Quasi-dynamic Group 2	Sets DLL-off mode. If DDR4 CF parity retry is enabled (CRCPARCTL1.crc_parity_retry = 1), dll_off_mode is not suppo and this bit must be set to '0'. Programming Mode: Quasi-dyr Group 2

#### Selects proportion of DQ bus width Selects proportion of DQ bus v DATA\_BUS\_WIDTH that is used by the SDRAM. - 00 - Full that is used by the SDRAM. No DQ bus width to SDRAM - 01 - Half half bus width mode is only sur DQ bus width to SDRAM - 10 - Quarter when the SDRAM bus width is DQ bus width to SDRAM - 11 multiple of 16, and quarter bus Reserved Note that half bus width mode is only supported when t mode is only supported when the SDRAM bus width is a multiple SDRAM bus width is a multiple of 16, and the configuration paramet MEMC QBUS SUPPORT is set and guarter bus width mode is only supported when the SDRAM bus width width refers to DO bus width is a multiple of 32 and the (excluding any ECC width). configuration parameter Programming Mode: Static MEMC QBUS SUPPORT is set. Bus width refers to DQ bus width (excluding any ECC width). Programming Mode: Static If 1, then uMCTL2 uses 2T timing, Sets uMCTL2 timing mode. In EN\_2T\_TIMING\_MODE otherwise uses 1T timing. In 2T timing, all command signals (e timing, all command signals (except chip select) are held for 2 clock chip select) are held for 2 clocks on the SDRAM bus. Chip select is the SDRAM bus. Chip select is asserted on the second cycle o asserted on the second cycle of the command. Note: - 2T timing is command. Note: - 2T timing is not supported in LPDDR2/LPDDR3 supported in LPDDR2/LPDDR3/ LPDDR4 mode - 2T timing is no LPDDR4 mode - 2T timing is not supported if the configuration supported if the configuration parameter MEMC CMD RTN2 parameter MEMC CMD RTN2IDLE is set - 2T timing is not supported set - 2T timing is not supported in DDR4 geardown mode - 2T tim DDR4 geardown mode - 2T timing is not supported in Shared-AC du not supported in Shared-AC dual channel mode and the register channel mode and the register value is don't care Programming Mode don't care Programming Mode: Static **BURSTCHOP** When this bit is set, enables burst-Enables Burst Chop(BC4 or 8 of chop (BC4 or 8 on-the-fly) in DDR3/ fly) in DDR3/DDR4. Burst Chop DDR4. Burst Chop for reads is reads is exercised only: - In HI exercised only: - In HIF configurations configurations (UMCTL2 INCI (UMCTL2 INCL ARB not set) - If in not set) - If in full bus width me full bus width mode (MSTR.data bus width = 00) -MEMC BURST LENGTH=8 or (MSTR.data bus width = 00) - IfMEMC BURST LENGTH=8 or 16 Burst Chop for writes is exerci Burst Chop for writes is exercised only: - If CRC is disabled (CRCPARCTL1.crc enable = 0)only: - If CRC is disabled $(CRCPARCTL1.crc\ enable = 0)\ BC4$ (fixed) mode is not supported. (fixed) mode is not supported. Programming Mode: Static Programming Mode: Static

Selects DDR3 SDRAM 1 - DDR3 SDRAM device in use - 0 - non-DDR3 SDRAM device in use Present only in designs configured to support DDR3. Programming Mode: Static	Selects DDR3 SDRAM. Present designs configured to support Programming Mode: Static
	Selects DDR4 SDRAM. Present designs configured to support Programming Mode: Static
	Indicates the DRAM in geardor mode. This register can be cha only when the controller is in trefresh mode. This signal must the same value as MR3 bit A3. Geardown mode is not support the configuration parameter MEMC_CMD_RTN2IDLE is set Geardown mode is not support the configuration parameter UMCTL2_SHARED_AC is set (i Shared-AC mode) and the registration is don't care Programmin Mode: Quasi-dynamic Group 2
	Indicates the configuration of t device used in the system. Programming Mode: Static
	SDRAM device in use - 0 - non-DDR3 SDRAM device in use Present only in designs configured to support DDR3.

## **ODTCFG** fields

Field	lan966x	lan969x	sparx5	
-------	---------	---------	--------	--

#### WR\_ODT\_HOLD

DFI PHY clock cycles to hold ODT for a write command. The minimum supported value is 2. Recommended values: DDR2: - BL8 - 0x5 (DDR2-400/533/667), 0x6 (DDR2-800), 0x7 (DDR2-1066) -BL4 - 0x3 (DDR2-400/533/667), 0x4 (DDR2-800), 0x5 (DDR2-1066) DDR3: - BL8 - 0x6 DDR4: - BL8 - 5 + WR PREAMBLE + CRC MODE WR PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble)  $CRC\ MODE = 0$  (not  $CRC\ mode$ ), 1 (CRC mode) LPDDR3: - BL8 - 7 + RU(tODTon(max)/tCK) Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 4

DFI PHY clock cycles to hold ODT for a write command. The minimum supported value is 2. Recommended values: DDR2: - BL8: 0x5 (DDR2-400/533/667), 0x6 (DDR2-800), 0x7 (DDR2-1066) - BL4: 0x3 (DDR2-400/533/ 667), 0x4 (DDR2-800), 0x5 (DDR2-1066) DDR3: - BL8: 0x6 DDR4: - BL8: 5 + WR PREAMBLE + CRC MODE WR PREAMBLE = 1(1tCK write preamble), 2 (2tCK write preamble) CRC MODE = 0 (not CRC mode), 1 (CRC mode) LPDDR3: -BL8: 7 + RU(tODTon(max)/tCK) Programming Mode: Quasi-dynamic Group 1 and Group 4

### WR\_ODT\_DELAY

Indicates the delay, in DFI PHY clock cycles, from issuing a write command to setting ODT values associated with that command. ODT setting must remain constant for the entire time that DQS is driven by the uMCTL2. Recommended values: DDR2: -CWL + AL - 3 (DDR2-400/533/667),CWL + AL - 4 (DDR2-800), CWL + AL - 5 (DDR2-1066) If (CWL + AL -3 < 0), uMCTL2 does not support ODT for write operation. DDR3: -0x0 DDR4: -DFITMG1.dfi t cmd lat (to adjust for CAL mode) LPDDR3: - WL - 1 -RU(tODTon(max)/tCK)) Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 4

The delay, in DFI PHY clock cycles, from issuing a write command to setting ODT values associated with that command. ODT setting must remain constant for the entire time that DQS is driven by the uMCTL2. Recommended values: DDR2: - CWL + AL - 3 (DDR2-400/533/667), CWL + AL - 4(DDR2-800), CWL + AL- 5 (DDR2-1066) If (CWL + AL - 3 < 0),uMCTL2 does not support ODT for write operation. DDR3: - 0x0 DDR4: -DFITMG1.dfi t cmd lat (to adjust for CAL mode) LPDDR3: - WL -RU(tODTon(max)/tCK)) Programming Mode: Quasi-dynamic Group 1 and Group 4

### RD\_ODT\_HOLD

DFI PHY clock cycles to hold ODT for a read command. The minimum supported value is 2. Recommended values: DDR2: - BL8 - 0x6 (not DDR2-1066), 0x7 (DDR2-1066) - BL4 - 0x4 (not DDR2-1066), 0x5 (DDR2-1066) DDR3: - BL8 - 0x6 DDR4: - BL8 - 5 + RD PREAMBLE RD PREAMBLE = 1 (1tCK read preamble), 2 (2tCK read preamble) LPDDR3: - BL8 - 5 + RU(tDQSCK(max)/tCK) -RD(tDQSCK(min)/tCK) +RU(tODTon(max)/tCK) Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 4

DFI PHY clock cycles to hold ODT for a read command. The minimum supported value is 2. Recommended values: DDR2: - BL8: 0x6 (not DDR2-1066), 0x7 (DDR2-1066) - BL4: 0x4 (not DDR2-1066), 0x5 (DDR2-1066) DDR3: - BL8 - 0x6 DDR4: - BL8: 5 + RD PREAMBLE RD PREAMBLE = 1(1tCK write preamble), 2 (2tCK write preamble) LPDDR3: -BL8: 5 + RU(tDQSCK(max)/tCK) RD(tDQSCK(min)/tCK) RU(tODTon(max)/tCK) Programming Mode: Quasi-dynamic Group 1 and Group 4

### RD\_ODT\_DELAY

Indicates the delay, in DFI PHY clock cycles, from issuing a read command to setting ODT values associated with that command. ODT setting must remain constant for the entire time that DQS is driven by the uMCTL2. Recommended values: DDR2: - CL + AL - 4 (not DDR2-1066), CL + AL - 5 (DDR2-1066) If (CL + AL - 4 < 0), uMCTL2 does not support ODT for read operation. DDR3: - CL -CWL DDR4: - CL - CWL -RD PREAMBLE + WR PREAMBLE + DFITMG1.dfi t cmd lat (to adjust for CAL mode) WR PREAMBLE = 1 (1tCK write)preamble), 2 (2tCK write preamble) RD PREAMBLE = 1 (1tCK read)preamble), 2 (2tCK read preamble) If (CL - CWL - RD PREAMBLE + WR PREAMBLE) < 0, uMCTL2 does not support ODT for read operation. LPDDR3: - RL + RD(tDQSCK(min)/tCK) - 1 -RU(tODTon(max)/tCK) Unit: DFI PHY clock cycles. Programming Mode: Quasi-dynamic Group 1, Group 4

The delay, in DFI PHY clock cycles, from issuing a read command to setting ODT values associated with that command. ODT setting must remain constant for the entire time that DQS is driven by the uMCTL2. Recommended values: DDR2: - CL + AL - 4 (not DDR2-1066), CL + AL - 5 (DDR2-1066) If (CL + AL - 4 < 0),uMCTL2 does not support ODT for read operation. DDR3: - CL -CWL DDR4: - CL - CWL - RD PREAMBLE + WR PREAMBLE + DFITMG1.dfi t cmd lat (to adjust for CAL mode) WR PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble) RD PREAMBLE = 1(1tCK write preamble), 2 (2tCK write preamble) If (CL - CWL - RD PREAMBLE + WR PREAMBLE) < 0, uMCTL2 does not support ODT for read operation. LPDDR3: -RL + RD(tDQSCK(min)/tCK) RU(tODTon(max)/tCK) Programming Mode: Quasi-dynamic Group 1 and Group 4

### **PCCFG** fields

Field	lan966x	lan969x	S]

2023-05-11 CONFIDENTIAL Page 147 of 185

#### BL\_EXP\_MODE

Burst length expansion mode. By default (that is, bl exp mode==0) XPI expands every AXI burst into multiple HIF commands, using the memory burst length as a unit. If set to 1, then XPI uses half of the memory burst length as a unit. This applies to both reads and writes. When MSTR.data bus width==00, setting bl exp mode to 1 has no effect. This can be used in order to avoid or minimize t ccd l penalty in DDR4 and t ccd mw penalty in LPDDR4. Hence, bl exp mode=1 is only recommended if DDR4 or LPDDR4. Note that if DBICTL.dm en=0, functionality is not supported in the following cases: -MSTR.data bus width=01, MEMC BURST LENGTH=8 and MSTR.burst rdwr=1000 (LPDDR4 only) -MSTR.data bus width=01, MEMC BURST LENGTH=4 MSTR.burst rdwr=0100 (DDR4 only), with either MSTR.burstchop=0 or CRCPARCTL1.crc enable=1 Functionality is also not supported if Data Channel Interleave is enabled. Programming Mode: Static

Burst length expansion mode. This applies to both reads and writes. When MSTR.data bus width==00, setting bl exp mode to 1 has no effect. This can be used in order to avoid or minimize t ccd l penalty in DDR4 and t ccd mw penalty in LPDDR4. Hence, bl exp mode=1 is only recommended if DDR4 or LPDDR4. Note that if DBICTL.dm en=0, functionality is not supported in the following cases: -MSTR.data bus width=01, MEMC BURST LENGTH=8 MSTR.burst rdwr=1000 (LPDDR4 only) -MSTR.data bus width=01, MEMC BURST LENGTH=4 and MSTR.burst rdwr=0100 (DDR4 only), with either MSTR.burstchop=0 or CRCPARCTL1.crc enable=1 Functionality is also not supported if Data Channel Interleave is enabled. Programming Mode: Static

Burst length mode. By de bl exp mode expands eve into multiple commands, memory bur unit. If set to will use half burst length applies to be writes. When MSTR.data setting bl ex has no effect used in case Writes is ena (UMCTL2 P. in order to a minimize t DDR4 and t in LPDDR4. bl exp mode recommend LPDDR4. No DBICTL.dm functionality supported in cases: -UMCTL2 PA UMCTL2 PA MSTR.data MEMC BUF and MSTR.burst (LPDDR4 on UMCTL2 PA MSTR.data MEMC BUF and MSTR.burst (DDR4 only) MSTR.burst **CRCPARCTI** Functionalit supported if Interleave is Programmin

PAGEMATCH_LIMIT	Page match four limit. If set to 1, limits the number of consecutive same page DDRC transactions that can be granted by the Port Arbiter to four when Page Match feature is enabled. If set to 0, there is no limit imposed on number of consecutive same page DDRC transactions. Programming Mode: Static	Page match four limit. Programming Mode: Static	Page match to 1, limits to consecutive DDRC trans be granted harbiter to for Match feature set to 0, the imposed on consecutive DDRC trans Programming
GO2CRITICAL_EN	If set to 1 (enabled), sets co_gs_go2critical_wr and co_gs_go2critical_lpr/co_gs_go2critical_hpr signals going to DDRC based on urgent input (awurgent, arurgent) coming from AXI master. If set to 0 (disabled), co_gs_go2critical_wr and co_gs_go2critical_lpr/co_gs_go2critical_hpr signals at DDRC are driven to 1b'0. For uPCTL2, this register field must be set to 0. Programming Mode: Static	If enabled, sets co_gs_go2critical_wr and co_gs_go2critical_lpr/ co_gs_go2critical_hpr signals going to DDRC based on urgent input (awurgent, arurgent) coming from AXI master. If disabled, co_gs_go2critical_wr and co_gs_go2critical_lpr/ co_gs_go2critical_hpr signals at DDRC are driven to 1b'0. For uPCTL2, this register field must be set to 0. Programming Mode: Static	If set to 1 (e co_gs_go2cr co_gs_go2cr signals going based on urg (awurgent, a coming from set to 0 (disa co_gs_go2cr co_gs_go2cr co_gs_go2cr signals at DI to 1b'0. Prog Mode: Statio

### PGCR2 fields

Field	lan966x	lan969x	sparx5
DYNACPDD	Dynamic AC Power Down Driver: Powers down, when set, the output driver on I/O for ADDR and BA. This bit is ORed with bit ACIOCR[3] (ACPDD).		

LPMSTRC0	Low-Power Master Channel 0: set to 1 to have channel 0 act as master to drive channel 1 low- power functions simultaneously. Only valid in shared-AC mode.	
ACPDDC	AC Power-Down with Dual Channels: Set to 1 to power-down address/ command lane when both data channels are powered-down. Only valid in shared-AC mode.	
SHRAC	Shared-AC mode: set to 1 to enable shared address/ command mode with two independent data channels - available only if shared address/ command mode support is compiled in.	

DTPMXTMR	Data Training PUB Mode Timer Exit: Specifies the number of controller clocks to wait when entering and exiting pub mode data training. The default value ensures controller refreshes do not cause memory model errors when entering and exiting data training. The value should be increased if controller initiated SDRAM ZQ short or long operation may occur just before or just after the execution of data training.	Data Training PUB Mode Exit Timer.
FXDLAT	Fixed Latency: Specified whether all reads should be returned to the controller with a fixed read latency. Enabling fixed read latency increases the read latency. Valid values are: 0 = Disable fixed read latency 1 = Enable fixed read latency Fixed read latency Fixed read latency is calculated as (12 + (maximum DXnGTR.RxDGSL)/2) HDR clock cycles	Fixed Latency.

NOBUB	No Bubbles: Specified whether reads should be returned to the controller with no bubbles. Enabling no-bubble reads increases the read latency. Valid values are: 0 = Bubbles are allowed during reads 1 = Bubbles are not allowed during reads	
TREFPRD	Refresh Period: Indicates the period in clock cycles after which the PUB has to issue a refresh command to the SDRAM. This is derived from the maximum refresh interval from the datasheet, tRFC(max) or REFI, divided by the clock cycle time. A further 400 clocks must be subtracted from the derived number to account for command flow and missed slots of refreshes in the internal PUB blocks. The default corresponds to DDR3 9*7.8us at 1066MHz when a burst of 9 refreshes are issued at every refresh interval.	Refresh Period.
CSNCIDMUX		CSN and CID Multiplexing.
FXDLATINCR		Fixed Latency Programmable Increment.
RFSHMODE		Refresh Mode.
RESERVED_31		Reserved for future use.

### PTR0 fields

Field	lan966x	lan969x	sparx5
TPLLPD	PLL Power-Down Time: Number of configuration or APB clock cycles that the PLL must remain in power-down mode, i.e. number of clock cycles from when PLL power-down pin is asserted to when PLL power-down pin is deasserted. This must correspond to a value that is equal to or more than 1us. Default value corresponds to 1us.	PLL Power-Down Time	•
TPLLGS	PLL Gear Shift Time: Number of configuration or APB clock cycles from when the PLL reset pin is deasserted to when the PLL gear shift pin is deasserted. This must correspond to a value that is equal to or more than 4us. Default value corresponds to 4us.	PLL Gear Shift Time.	

TPHYRST	PHY Reset Time: Number of configuration or APB clock cycles that the PHY reset must remain asserted after PHY calibration is done before the reset to the PHY is deasserted. This is used to extend the reset to the PHY so that the reset is asserted for some clock cycles after the clocks are stable. Valid values are from 1 to 63 (the value must be non-zero).	PHY Reset Time.
---------	---	-----------------

## PTR1 fields

Field	lan966x	lan969x	sparx5
TPLLLOCK	PLL Lock Time: Number of configuration or APB clock cycles for the PLL to stabilize and lock, i.e. number of clock cycles from when the PLL reset pin is deasserted to when the PLL has lock and is ready for use. This must correspond to a value that is equal to or more than 100us. Default value corresponds to 100us.	PLL Lock Time.	

TPLLRST	PLL Reset Time: Number of configuration or APB clock cycles that the PLL must remain in reset mode, i.e. number of clock cycles from when PLL power-down pin is deasserted and PLL reset pin is asserted to when PLL reset pin is deasserted. The setting must correspond to a value that is equal to, or greater than, 3us.	PLL Reset Time.
RESERVED_14_13		Reserved for future use.

## PTR2 fields

Field	lan966x	lan969x	sparx5
TWLDLYS	Write Leveling Delay Settling Time: Number of controller clock cycles from when a new value of the write leveling delay is applies to the LCDL to when to DQS high is driven high. This allows the delay to settle.	Write Leveling Dela	y Settling Time.
TCALH	Calibration Hold Time: Number of controller clock cycles from when the clock was disabled (cal_clk_en deasserted) to when calibration is enable (cal_en asserted).	Calibration Hold Ti	me.

RESERVED_31_20	,	Reserved for future use.
TCALON	Calibration On Time: Number of clock cycles that the calibration clock is enabled (cal_clk_en asserted).	Calibration On Time.
TCALS	Calibration Setup Time: Number of controller clock cycles from when calibration is enabled (cal_en asserted) to when the calibration clock is asserted again (cal_clk_en asserted).	Calibration Setup Time.

## PTR3 fields

Field	lan966x	lan969x	sparx5
TDINIT1	DRAM Initialization Time 1: DRAM initialization time in DRAM clock cycles corresponding to the following: DDR3 = CKE high time to first command (tRFC + 10 ns or 5 tCK, whichever is bigger) DDR2 = CKE high time to first command (400 ns) Default value corresponds to DDR3 tRFC of 360ns at 1066 MHz.	DRAM Initialization	Time 1.

TDINITO	DRAM Initialization Time 0: DRAM initialization time in DRAM clock cycles corresponding to the following: DDR3 = CKE low time with power and clock stable (500 us) DDR2 = CKE low time with power and clock stable (200 us) Default value corresponds to DDR3 500 us at 1066 MHz. During Verilog simulations, it is recommended that this value is changed to a much smaller value in order to avoid long simulation times. However, this may cause a memory model error, due to a violation of the CKE setup sequence. This violation is expected if this value is not programmed to the required SDRAM CKE low time, but memory models should be able to tolerate this violation without malfunction of the model.	DRAM Initialization Time 0.
RESERVED_31_30		Reserved for future use.

### PTR4 fields

Field	lan966x	lan969x	sparx5
TDINIT3	DRAM Initialization Time 3: DRAM initialization time in DRAM clock cycles corresponding to the following: DDR3 = Time from ZQ initialization command to first command (1 us) Default value corresponds to the DDR3 640ns at 1066 MHz.	DRAM Initialization	n Time 3.
TDINIT2	DRAM Initialization Time 2: DRAM initialization time in DRAM clock cycles corresponding to the following: DDR3 = Reset low time (200 us on power-up or 100 ns after power-up) Default value corresponds to DDR3 200 us at 1066 MHz.	DRAM Initialization	n Time 2.
RESERVED_31_29		Reserved for future	e use.

## **PWRCTL** fields

Field lan966x lan969x
-----------------------

DIS_CAM_DRAIN_SELFREF	Indicates whether skipping CAM draining is allowed when entering self-refresh. This register field cannot be modified while PWRCTL.selfref_sw == 1 0 - CAMs must be empty before entering SR - 1 - CAMs are not emptied before entering SR (unsupported) Note, PWRCTL.dis_cam_drain_selfref=1 is unsupported in this release. PWRCTL.dis_cam_drain_selfref=0 is required. Programming Mode: Dynamic	Indicates whether skipping draining is allowed when entering self-refresh. This register field cannot be more while PWRCTL.selfref_sw = Note, PWRCTL.dis_cam_drain_sel is unsupported in this relea PWRCTL.dis_cam_drain_sel is required. Programming Note Dynamic
SELFREF_SW	A value of 1 to this register causes system to move to self-refresh state immediately, as long as it is not in INIT or DPD/MPSM operating_mode. This is referred to as Software Entry/Exit to self-refresh 1 - Software Entry to self-refresh - 0 - Software Exit from self-refresh Programming Mode: Dynamic	A value of 1 to this register causes system to move to so refresh state immediately, as it is not in INIT or DPD/N operating_mode. This is refet to as Software Entry/Exit to refresh. Programming Mode Dynamic
EN_DFI_DRAM_CLK_DISABLE	Enables the assertion of dfi_dram_clk_disable whenever a clock is not required by the SDRAM. If set to 0, dfi_dram_clk_disable is never asserted. Assertion of dfi_dram_clk_disable is as follows: In DDR2/DDR3, can only be asserted in self-refresh. In DDR4, can be asserted in following: - In Self-refresh - In Maximum Power Saving Mode In mDDR/LPDDR2/LPDDR3, can be asserted in following: - In Self-refresh - In Power Down - In Deep Power Down - During Normal operation (Clock Stop) In LPDDR4, can be asserted in following: - In Self-refresh Power Down - In Power Down - During Normal operation (Clock Stop) Programming Mode: Dynamic	Enables the assertion of dfi_dram_clk_disable whene clock is not required by the SDRAM. Assertion of dfi_dram_clk_disable is as follows: In DDR2/DDR3, can be asserted in self-refresh. DDR4, can be asserted in following: - In Self-refresh - Maximum Power Saving McmDDR/LPDDR2/LPDDR3, can asserted in following: - In Self-refresh - In Power Down - In Deep Power Down - During Normal operation (Clock St LPDDR4, can be asserted in following: - In Self-refresh In Down - In Power Down - During Normal operation (Clock St LPDDR4, can be asserted in following: - In Self-refresh In Down - In Power Down - During Normal operation (Clock St Programming Mode: Dynam

POWERDOWN_EN	If true then the uMCTL2 goes into power-down after a programmable number of cycles "maximum idle clocks before power down" (PWRTMG.powerdown_to_x32). This register bit may be reprogrammed during the course of normal operation. Programming Mode: Dynamic	Sets Power-down mode. This register bit may be reprogrammed during the counormal operation. Programmed Mode: Dynamic
SELFREF_EN	If true then the uMCTL2 puts the SDRAM into self-refresh after a programmable number of cycles "maximum idle clocks before self-refresh (PWRTMG.selfref_to_x32)". This register bit may be reprogrammed during the course of normal operation. Programming Mode: Dynamic	Sets Self-refresh. This regis may be re-programmed dur the course of normal operat Programming Mode: Dynan
MPSM_EN		Sets Maximum powersaving mode. Present only in desig configured to support DDR4 non-DDR4, this register mube set to 1. Note that MPSN not supported when using a Synopsys DWC DDR PHY, if PHY parameter DWC_AC_CS_USE is disable the MPSM exit sequence rethe chip-select signal to tog FOR PERFORMANCE ONLY Programming Mode: Dynam

DEEPPOWERDOWN_EN	

### **RFSHCTL0** fields

Field	lan966x	lan969x	
REFRESH_MARGIN	Threshold value in number of E critical refresh or page timer ende issued before this threshold that this not be changed from the shown as 0x2. It must always be the trechnom of the trechnom	xpires. A critical refresh is to is reached. It is recommended he default value, currently e less than internally used ally used t_rfc_nom is equal to 32 if . If (for LPDDR2/LPDDR3/0, internally used t_rfc_nom is x1_x32. Note that, in LPDDR2/sed t_rfc_nom may be divided DERATEEN.derate_enable=1).	Threshod DFI clocal critical expires be issued is reach that this the defashown abeless t_rfc_not LPDDR internal may be RFSHT if derat (DERAT Otherw t_rfc_not RFSHT Unit: Marclocks. Dynami

### REFRESH\_TO\_X1\_X32

If the refresh timer (tRFCnom, also known as tREFI) has expired at least once, then a speculative refresh may be performed. A speculative refresh is a refresh performed at a time when refresh would be useful. When the SDRAM bus is idle for a period of time determined by this RFSHCTL0.refresh to x1 x32 and the refresh timer has expired at least once since the last refresh, then a speculative refresh is performed. Speculative refreshes continues successively until there are no refreshes pending or until new reads or writes are issued to the uMCTL2. FOR PERFORMANCE ONLY. Unit: DFI clock cycles or multiples of 32 DFI clock cycles, depending on RFSHTMG.t rfc nom x1 sel. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Dynamic -Refresh Related

#### REFRESH\_BURST

The programmed value + 1 is the number of refresh timeouts that is allowed to accumulate before traffic is blocked and the refreshes are forced to execute. Closing pages to perform a refresh is a one-time penalty that must be paid for each group of refreshes. Therefore, performing refreshes in a burst reduces the per-refresh penalty of these page closings. Higher numbers for RFSHCTL.refresh burst slightly increases utilization; lower numbers decreases the worst-case latency associated with refreshes. - 0 - Single refresh - 1 - Burst-of-2 refresh - 7 - Burst-of-8 refresh For more information on burst refresh feature, see section 3.9 of DDR2 JEDEC specification - JESD79-2F.pdf. For DDR2/3, the refresh is always per-rank and not perbank. The rank refresh can be accumulated over 8\*tREFI cycles using the burst refresh feature. In DDR4 mode, according to Fine Granularity feature, 8 refreshes can be postponed in 1X mode, 16 refreshes in 2X mode and 32 refreshes in 4X mode. If using PHY-initiated updates, care must be taken in the setting of RFSHCTL0.refresh burst, to ensure that tRFCmax is not violated due to a PHYinitiated update occurring shortly before a refresh burst is due. In this situation, the refresh burst is delayed until the PHY-initiated update is complete. In per-bank refresh mode of LPDDR2/LPDDR3/ LPDDR4 (RFSHCTL0.per bank refresh = 1), 64 refreshes can be postponed. Programming Mode: Dynamic - Refresh Related

The programmed value + 1 is the number of refresh timeouts that is allowed to accumulate before traffic is blocked and the refreshes are forced to execute. Closing pages to perform a refresh is a one-time penalty that must be paid for each group of refreshes. Therefore, performing refreshes in a burst reduces the per-refresh penalty of these page closings. Higher numbers for RFSHCTL.refresh burst slightly increases utilization; lower numbers decreases the worst-case latency associated with refreshes. - 0 - Single refresh - 1 - Burst-of-2 refresh - 7 - Burst-of-8 refresh For more information on burst refresh feature, see section 3.9 of DDR2 JEDEC specification - JESD79-2F.pdf. For DDR2/3, the refresh is always per-rank and not perbank. The rank refresh can be accumulated over 8\*tREFI cycles using the burst refresh feature. In DDR4 mode, according to Fine Granularity feature, 8 refreshes can be postponed in 1X mode, 16 refreshes in 2X mode and 32 refreshes in 4X mode. If using PHY-initiated updates, care must be taken in the setting of RFSHCTL0.refresh burst, to ensure that tRFCmax is not violated due to a PHYinitiated update occurring shortly before a refresh burst is due. In this situation, the refresh burst is delayed until the PHY-initiated update is complete. In per-bank refresh mode of LPDDR2/LPDDR3/ LPDDR4 (RFSHCTL0.per bank refresh = 1), 64 refreshes can be postponed. In LPDDR4 mode, if per-bank refresh is enabled (RFSHCTL0.per bank refresh

= 1), and automatic switching

The pro the nun that is a before t the refr execute perform penalty each gr Therefo refresh the perthese pa number **RFSHC** slightly lower n worst-c with ref refresh 7 - burs informa feature DDR2 J JESD79 the refr and not refresh over 8\* burst re mode, a Granula refresh 1X mod mode a: mode. I updates the sett **RFSHC** ensure violated update before a In this s burst w PHY-ini complet Dynami

	from per-bank to all-bank refresh is enabled (RFSHCTL0.auto_refab_en = 2'b01 or RFSHCTL0.auto_refab_en = 2'b10), the uCMTL2 divides this value by 8 when it switches automatically from per-bank to all-bank refresh. Programming Mode: Dynamic - Refresh Related	
PER_BANK_REFRESH		- 1 - Per bank re allows t banks. I support devices support LPDDRa in desig support LPDDRa Static
REFRESH_TO_X32		If the realso known expired has not (RFSHC times yerefresh specula perform refresh before is required bus is indetermined the refresh specula continuation or until are issue FOR PE Unit: Microcks. Dynami

## **RFSHCTL3** fields

Field	lan966x	lan969x
REFRESH_UPDATE_LEVEL	Toggle this signal (either from 0 to 1 or from 1 to 0) to indicate that registers have been updated. refresh_update_level must not be togg the DDRC is in reset (core_ddrc_rstn = 0). The refresh registers are automatically updated when exiting reset. Programming Mode: Dyn	
DIS_AUTO_REFRESH	When '1', disable auto-refresh generated by the uMCTL2. When auto-refresh is disabled, the SoC must generate refreshes using the registers DBGCMD.rankn_refresh. When dis_auto_refresh transitions from 0 to 1, any pending refreshes are immediately scheduled by the uMCTL2. If DDR4 CRC/parity retry is enabled (CRCPARCTL1.crc_parity_retry_enable = 1), disable auto-refresh is not supported, and this bit must be set to '0'. (DDR4 only) If FGR mode is enabled (RFSHCTL3.refresh_mode > 0), disable auto-refresh is not supported, and this bit must be set to '0'. This register field is changeable on the fly. Programming Mode: Dynamic - Refresh Related	Disables auto-refresh genethe uMCTL2. When auto-redisabled, the SoC must genefreshes using the registed DBGCMD.rankn_refresh. It dis_auto_refresh transition 1, any pending refreshes a immediately scheduled by uMCTL2. If DDR4 CRC/parenabled (CRCPARCTL1.crc_parity_=1), disable auto-refresh supported, and this bit mu'o'. (DDR4 only) If FGR morenabled (RFSHCTL3.refred), disable auto-refresh is supported, and this bit mu'o'. This register field is characteristics.

2023-05-11 CONFIDENTIAL Page 165 of 185

### Indicates fine granularity: REFRESH\_MODE mode. Everything not desc "Values" section is reserve Only Fixed 1x mode is sup RFSHCTL3.dis\_auto\_refre on-the-fly modes are not s this version of the uMCTL must be set up while the c in reset or while the contr self-refresh mode. Changin during normal operation is allowed. Making this a dyr register is supported in fu of the uMCTL2 - This regis effect only if a DDR4 SDRA in use (MSTR.ddr4 = 1) Pr Mode: Quasi-dynamic Gro

## **RFSHTMG** fields

#### $T_RFC_NOM_X1_X32$

Average time interval between refreshes per rank (Specification: 7.8us for DDR2, DDR3 and DDR4. See JEDEC specification for mDDR, LPDDR2, LPDDR3 and LPDDR4). When the controller is operating in 1:1 mode, set this register to RoundDown(tREFI/tCK) When the controller is operating in 1:2 mode, set this register to RoundDown(RoundDown(tREFI/ tCK)/2) In both the previous cases, if  $RFSHTMG.t_rfc_nom_x1_sel =$ 0, divide the previous result by 32 and round down. For LPDDR2/LPDDR3/LPDDR4: - If using all-bank refreshes (RFSHCTL0.per bank refresh = 0), use tREFIab in the previous calculations - If using per-bank refreshes (RFSHCTL0.per bank refresh = 1), use tREFIpb in the previous calculations For DDR4 mode, tREFI value is different depending on the refresh mode. You must program appropriate value from the spec based on the value programmed in the refresh mode register. Note: -RFSHTMG.t rfc nom x1 x32 must be greater than 0x1 - If RFSHTMG.t rfc nom x1 sel ==1, RFSHTMG.t rfc nom x1 x32 must be greater than RFSHTMG.t rfc min - If RFSHTMG.t rfc nom x1 sel == 0, RFSHTMG.t rfc nom x1 x32 \* 32 must be greater than RFSHTMG.t rfc min - In non-DDR4 or DDR4 Fixed 1x mode: RFSHTMG.t rfc nom x1 x32 must be less than or equal to 0xFFE - In DDR4 Fixed 2x mode: RFSHTMG.t rfc nom x1 x32 must be less than or equal to 0x7FF - In DDR4 Fixed 4x mode: RFSHTMG.t rfc nom x1 x32 must be less than or equal to 0x3FF Unit: DFI clock cycles or

	multiples of 32 DFI clock cycles, depending on RFSHTMG.t_rfc_nom_x1_sel. For more information on how to program this register field, see "Note 1" in the "Notes on Timing Registers" section. Programming Mode: Dynamic - Refresh Related	
T_RFC_MIN	tRFC (min): Minimum time from refresh to refresh or activate. When the controller is operating in 1:1 mode, t_rfc_min must be set to RoundUp(tRFCmin/tCK). When the controller is operating in 1:2 mode, t_rfc_min must be set to RoundUp(RoundUp(tRFCmin/tCK)/2). In LPDDR2/LPDDR3/LPDDR4 mode: - If using allbank refreshes, the tRFCmin value in the previous equations is equal to tRFCab - If using per-bank refreshes, the tRFCmin value in the previous equations is equal to tRFCab In DDR4 mode, the tRFCmin value in the previous equations is different depending on the refresh mode (fixed 1X,2X,4X) and the device density. You must program the appropriate value from the spec based on the 'refresh_mode' and the device density that is used. Unit: DFI clock cycles. Programming Mode: Dynamic - Refresh Related	tRFC (min): Minimum time from refresh to refresh or activate. When the controller is operating in 1:1 mode, t_rfc_min should be set to RoundUp(tRFCmin/tCK). When the controller is operating in 1:2 mode, t_rfc_min should be set to RoundUp(RoundUp(tRFCmin/tCK)/2). In LPDDR2/LPDDR3/LPDDR4 mode: - if using allbank refreshes, the tRFCmin value in the above equations is equal to tRFCab - if using per-bank refreshes, the tRFCmin value in the above equations is equal to tRFCpb In DDR4 mode, the tRFCmin value in the above equations is different depending on the refresh mode (fixed 1X,2X,4X) and the device density. The user should program the appropriate value from the spec based on the 'refresh_mode' and the device density that is used. Unit: Clocks. Programming Mode: Dynamic - Refresh Related
LPDDR3_TREFBW_EN		Used only when LPDDR3 memory type is connected. Should only be changed when uMCTL2 is in reset. Specifies whether to use the tREFBW parameter (required by some LPDDR3 devices which comply with earlier versions of the LPDDR3 JEDEC specification) or not: - 0 - tREFBW parameter not used - 1 - tREFBW parameter used Programming Mode: Static

clocks. Programming Mode: Dynamic - Refresh Related

### T\_RFC\_NOM\_X32 tREFI: Average time interval between refreshes per rank (Specification: 7.8us for DDR2, DDR3 and DDR4. See JEDEC specification for mDDR, LPDDR2, LPDDR3 and LPDDR4). For LPDDR2/ LPDDR3/LPDDR4: - if using all-bank refreshes (RFSHCTL0.per bank refresh = 0), this register should be set to tREFIab - if using perbank refreshes (RFSHCTL0.per bank refresh = 1), this register should be set to tREFIpb When the controller is operating in 1:2 frequency ratio mode, program this to (tREFI/2), no rounding up. In DDR4 mode, tREFI value is different depending on the refresh mode. The user should program the appropriate value from the spec based on the value programmed in the refresh mode register. Note RFSHTMG.t rfc nom x32 \* 32 must be greater than RFSHTMG.t rfc min, and RFSHTMG.t rfc nom x32 must be greater than 0x1. -Non-DDR4 or DDR4 Fixed 1x mode: RFSHTMG.t rfc nom x32 must be less than or equal to 0xFFE. - DDR4 Fixed 2x RFSHTMG.t rfc nom x32 must be less than or equal to 0x7FF. - DDR4 Fixed 4x mode: RFSHTMG.t rfc nom x32 must be less than or equal to 0x3FF. Unit: Multiples of 32

### SBRCTL fields

Field	lan966x	lan969x	sparx5

#### SCRUB\_INTERVAL

Scrub interval. (512 x scrub interval) number of clock cycles between two scrub read commands. If set to 0, scrub commands are issued back-toback. This mode of operation (scrub interval=0) can typically be used for scrubbing the full range of memory at once before or after SW controlled low power operations. After completing the full range of scrub while scrub interval=0, scrub done register is set and sbr done intr interrupt signal is asserted. This mode can not be used with Inline ECC: If MEMC INLINE ECC is 1 and scrub interval is programme to 0, then RMW logic inside scrubber is disabled. New programmed value takes effect only after scrubber is disabled by programming scrub en to 0. Unit: Multiples of 512 sbr clk cycles. Programming Mode: Dynamic

Scrub interval. (512 x scrub interval) number of clock cycles between two scrub read commands. If s to 0, scrub commands are issued back-to-back. This mode of operation (scrub interval=0) can typically be used for scrubbing the full range of memory at once before or after SW controlled low power operations. After completing the full range scrub while scrub interval=0, scrub done register is set and sbr done intrinterruj signal is asserted. This mode can't be used with Inline ECC: If MEMC INLINE ECC is 1 and scrub interval is programme to 0, then RM logic inside scrubber is disabled. New programme value will take effect only after scrubber is disabled programming scrub en to Programming Mode: Dynamic

#### Scrub burst count. Determines the Scrub burst count. SCRUB\_BURST number of back-to-back scrub read Determines the number of commands that can be issued back-to-back scrub read together when the controller is in commands that can be one of the HW controlled low issued together when the controller is in one of the power modes with Sideband ECC, both normal operation mode and HW controlled low power low-power mode with Inline ECC. modes with Sideband ECC During these modes, the period of both normal operation mo the scrub burst becomes and low-power mode with "scrub burst\*scrub interval" Inline ECC. During these cycles. During normal operation modes, the period of the scrub burst becomes mode of the controller with Sideband ECC (not in power-down "scrub burst\*scrub interv or self-refresh), scrub burst is cycles. During normal operation mode of the ignored and only one scrub command is generated. Valid controller with Sideband values are (Sideband ECC): 1: 1 ECC (not in power-down of read, 2: 4 reads, 3: 16 reads, 4: 64 self refresh), scrub burst : reads, 5: 256 reads, 6: 1024 reads. ignored and only one scru (Inline ECC): 1: 8 reads, 2: 16 command is generated. reads, 3: 32 reads. New Valid values are (Sideband programmed value takes effect ECC): 1: 1 read, 2: 4 reads only after scrubber is disabled by 3: 16 reads, 4: 64 reads, 5 programming scrub en to 0. 256 reads, 6: 1024 reads. Programming Mode: Dynamic (Inline ECC): 1: 8 reads, 2 16 reads, 3: 32 reads. Nev programmed value will tal effect only after scrubber disabled by programming scrub en to 0. Programmi Mode: Dynamic SCRUB\_MODE Sets scrub mode. scrub mode:0 ECC scrubb scrub mode:0 will perform reads Programming **ECC** Mode: Dynamic scrub mode:1 ECC scrubb scrubber will perform writes Programming Mode: performs reads -Dynamic scrub mode:1 **ECC** scrubber performs writes Programming Mode: **Dynamic**

### SCRUB\_DURING\_LOWPOWER

Continue scrubbing during low power. If set to 1, burst of scrubs is issued in hardware controlled low power modes. There are two such modes: automatically initiated by idleness or initiated by Hardware low power interface. If set to 0, the scrubber does not attempt to send commands while the DDRC is in HW controlled low power modes. In this case, the scrubber remembers the last address issued and automatically continues from there when the DDRC exits the low power mode. Programming Mode: Dynamic

Continue scrubbing during low power. If enabled, burst of scrubs is issued in hardware controlled low power modes. There are two such modes: automatically initiated by idleness or initiated by Hardware low power interface. If disabled, the scrubber does not attempt to send commands while the DDRC is in HW controlled low power modes. In this case, the scrubber remembers the last address issued and automatically continues from there when the DDRC exits the low power mode. Programming Mode: Dynamic

Continue scrubbing during low power. If set to 1, burs of scrubs will be issued in HW controlled low power modes. There are two sucl modes: automatically initiated by idleness or initiated by Hardware low power interface. If set to ( the scrubber will not attempt to send command while the DDRC is in HW controlled low power mod In this case, the scrubber will remember the last address issued and will automatically continue fro there when the DDRC exit the LP mode. Programmin Mode: Dynamic

Enables ECC
scrubber. If
set to 1,
enables the
scrubber to
generate
background
read
commands
after the
memories are
initialized. If
set to 0,
disables the
scrubber,
resets the
address
generator to
0 and clears
the scrubber
status. This
bitfield must
be accessed
separately
from the other
otner bitfields in
this register.
Programming Mode:
Dynamic
Dynamic

**Enables ECC** scrubber. (Enabled)Enables the scrubber to generate background read commands after the memories are initialized. (Disabled)Disables the scrubber, resets the address generator to 0 and clears the scrubber status. This bitfield must be accessed separately from the other bitfields in this register. Programming Mode: Dynamic

Enable ECC scrubber. If so to 1, enables the scrubber generate background read commands after the memories are initialized. I set to 0, disables the scrubber, resets the addregenerator to 0 and clears the scrubber status. This bitfield must be accessed separately from the other bitfields in this register. Programming Mode: Dynamic

### SCHCR1 fields

SCRUB\_EN

Field	lan966x	lan969x	sparx5
RESERVED_1_0		Reserved for future	use.
ALLRANK		All Ranks Enabled.	
RESERVED_3		Reserved for future	use.
SCBK		Scheduler Command	l Bank Address.
SCBG		Scheduler Command	l Bank Group.
SCADDR		Scheduler Command	l Address.
SCRNK		Scheduler Rank Add	ress.

## ZQ0CR0 fields

Field	lan966x	lan969x	sparx5
ZQ0_ZQPD	ZQ Power Down: Powers down, if set, the PZQ cell.		
ZQ0_ZCALEN	Impedance Calibration Enable: Enables, if set, the impedance calibration of this ZQ control block when impedance calibration is triggered using either the ZCAL bit of PIR register or the DFI update interface.		
ZQ0_ZCALBYP	Impedance Calibration Bypass: Bypasses, if set, impedance calibration of this ZQ control block when impedance calibration is already in progress. Impedance calibration can be disabled prior to trigger by using the ZCALEN bit.		
ZQ0_ZDEN	Impedance Override Enable: When this bit is set, it allows users to directly drive the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic.		

### **ZQ0\_ZDATA**

Impedance Over-Ride Data: Data used to directly drive the impedance control. ZDATA field mapping for D3F I/ Os is as follows: ZDATA[27:21] is used to select the pull-up on-die termination impedance ZDATA[20:14] is used to select the pull-down on-die termination impedance ZDATA[13:7] is used to select the pull-up output impedance ZDATA[6:0] is used to select the pulldown output impedance ZDATA field mapping for D3A/B/R I/Os is as follows: ZDATA[27:20] is reserved and returns zeros on reads ZDATA[19:15] is used to select the pull-up on-die termination impedance ZDATA[14:10] is used to select the pull-down on-die termination impedance ZDATA[9:5] is used to select the pullup output impedance ZDATA[4:0] is used to select the pulldown output impedance The default value is

0x000014A for I/O

# ZQ0CR1 fields

Field	lan966x	lan969x	sparx5
ZQ0_DFIPU1	DFI Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.		
ZQ0_DFIPU0	DFI Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 0 (channel 0) requests an update.		
ZQ0_DFICCU	DFI Concurrent Controller Update Interface: Sets this impedance controller to be enabled for calibration when both of the DFI controller update interfaces request an update on the same clock. This provides the ability to enable impedance calibration updates for the Address/ Command lane. Only valid in shared-AC mode.		

ZQ0_DFICU1	DFI Controller Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 1 (channel 1) requests an update.	
ZQ0_DFICU0	DFI Controller Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 0 (channel 0) requests an update.	
ZQ0_ZPROG	Impedance Divide Ratio: Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows: ZPROG[7:4] = On- die termination divide select ZPROG[3:0] = Output impedance divide select	

## **ZQOPR** fields

Field	lan966x	lan969x	sparx5
RESERVED_7_0		Reserved for future use.	
ZPROG_ASYM_DRV_PU		Asymmetric Drive Impedance Divide	
ZPROG_ASYM_DRV_PD		Asymmetric Drive Impedance Divide	
ZPROG_PU_ODT_ONLY		ODT Pull-up Impe Ratio.	dance Divide

PU_DRV_ADJUST	Pull-up Drive Strength Adjustm	ent.
PD_DRV_ADJUST	Pull-down Drive Strength Adjustment.	
RESERVED_27_24	Reserved for future use.	
PU_ODT_ONLY	Pull-up ODT Only Enable.	
ZSEGBYP	Impedance Calibration Segment Bypass.	
ODT_ZDEN	On-Die Termination Over-ride Enable.	
DRV_ZDEN	Output Impedance Over-Ride Enable.	
ZQDIV	Impedance Divide Ratio	•
ZCTRL_UPPER	ZCTRL Uppe Bus.	er
RESERVED_31_28	Reserved for future use.	<u>C</u>

## ZQ1CR0 fields

Field	lan966x	lan969x	sparx5
ZQ1_ZQPD	ZQ Power Down: Powers down, if set, the PZQ cell.		

ZQ1_ZCALEN	Impedance Calibration Enable: Enables, if set, the impedance calibration of this ZQ control block when impedance calibration is triggered using either the ZCAL bit of PIR register or the DFI update interface.	
ZQ1_ZCALBYP	Impedance Calibration Bypass: Bypasses, if set, impedance calibration of this ZQ control block when impedance calibration is already in progress. Impedance calibration can be disabled prior to trigger by using the ZCALEN bit.	
ZQ1_ZDEN	Impedance Override Enable: When this bit is set, it allows users to directly drive the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic.	

### ZQ1\_ZDATA

Impedance Over-Ride Data: Data used to directly drive the impedance control. ZDATA field mapping for D3F I/ Os is as follows: ZDATA[27:21] is used to select the pull-up on-die termination impedance ZDATA[20:14] is used to select the pull-down on-die termination impedance ZDATA[13:7] is used to select the pull-up output impedance ZDATA[6:0] is used to select the pulldown output impedance ZDATA field mapping for D3A/B/R I/Os is as follows: ZDATA[27:20] is reserved and returns zeros on reads ZDATA[19:15] is used to select the pull-up on-die termination impedance ZDATA[14:10] is used to select the pull-down on-die termination impedance ZDATA[9:5] is used to select the pullup output impedance ZDATA[4:0] is used to select the pulldown output impedance The default value is

0x000014A for I/O

type D3C/R and 0x0001830 for I/O type D3F.
--

# ZQ1CR1 fields

Field	lan966x	lan969x	sparx5
ZQ1_DFIPU1	DFI Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 1 (channel 1) requests an update. Only valid in shared-AC mode.		
ZQ1_DFIPU0	DFI Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI PHY update interface 0 (channel 0) requests an update.		
ZQ1_DFICCU	DFI Concurrent Controller Update Interface: Sets this impedance controller to be enabled for calibration when both of the DFI controller update interfaces request an update on the same clock. This provides the ability to enable impedance calibration updates for the Address/ Command lane. Only valid in shared-AC mode.		

ZQ1_DFICU1	DFI Controller Update Interface 1: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 1 (channel 1) requests an update.	
ZQ1_DFICU0	DFI Controller Update Interface 0: Sets this impedance controller to be enabled for calibration when the DFI controller update interface 0 (channel 0) requests an update.	
ZQ1_ZPROG	Impedance Divide Ratio: Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows: ZPROG[7:4] = On- die termination divide select ZPROG[3:0] = Output impedance divide select	

## **ZQ1PR** fields

Field	lan966x	lan969x	sparx5
RESERVED_7_0		Reserved for future use.	
ZPROG_ASYM_DRV_PU		Asymmetric Drive Pull-up Impedance Divide Ratio.	
ZPROG_ASYM_DRV_PD		Asymmetric Drive Pull-down Impedance Divide Ratio.	
ZPROG_PU_ODT_ONLY		ODT Pull-up Impedance Divide Ratio.	

PU_DRV_ADJUST	Pull-up Drive Strength Adjustment.
PD_DRV_ADJUST	Pull-down Drive Strength Adjustment.
RESERVED_27_24	Reserved for future use.
PU_ODT_ONLY	Pull-up ODT Only Enable.
ZSEGBYP	Impedance Calibration Segment Bypass.
ODT_ZDEN	On-Die Termination Over-ride Enable.
DRV_ZDEN	Output Impedance Over-Ride Enable.
ZQDIV	Impedance Divide Ratio.
ZCTRL_UPPER	ZCTRL Upper Bus.
RESERVED_31_28	Reserved for future use.

## **ZQ2PR** fields

Field	lan966x	lan969x	sparx5
RESERVED_7_0		Reserved for future use.	
ZPROG_ASYM_DRV_PU		Asymmetric Drive Pull-up Impedance Divide Ratio.	
ZPROG_ASYM_DRV_PD		Asymmetric Drive Pull-down Impedance Divide Ratio.	
ZPROG_PU_ODT_ONLY		ODT Pull-up Impedance Divide Ratio.	
PU_DRV_ADJUST		Pull-up Drive Strength Adjustment.	

PD_DRV_ADJUST		Pull-down Drive Strength Adjustment.		
RESERVED_27_24	Reserved for future use.			
PU_ODT_ONLY	Pull-up ODT Only Enable.			
ZSEGBYP	Impedance Calibration Segment Bypass.			
ODT_ZDEN	On-Die Termination Over-ride Enable.			
DRV_ZDEN	Output Impedance Over-Ride Enable.			
ZQDIV		Impedance Divide Ratio.		
ZCTRL_UPPER		ZCTRL Upper Bus.		
RESERVED_31_28		Reserved for future use.		

## **ZQCR** fields

Field	lan966x	lan969x	sparx5
RESERVED_0		Reserved for future use.	
TERM_OFF		Termination OFF.	
ZQPD		ZQ Power Down.	
RESERVED_7_3		Reserved for future use.	
PGWAIT		Programmable Wait.	
ZCALT		Impedance Calibration Type.	
AVGMAX		Maximum Averaging Round.	
AVGEN		Averaging Algorithm Enable.	

IODLMT	IO V	IO VT Drift Limit.	
RESERVED_26_25		served for ure use.	
FORCE_ZCAL_VT_UPDATE		Force Impedance Calibration VT Update.	
RESERVED_31_28		served for ure use.	
ASYM_DRV_EN			Enable Asymmetric Drive Strength Enable.
PU_ODT_ONLY			Pull-up ODT Only Enable.
DIS_NON_LIN_COMP			Disable Non- linear Compensation Enable.
ZCTRL_UPPER			ZCTRL Upper Bus.

## References

• [1] DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) Databook