INTRODUCTION

The KS0065B is a LCD driver LSI which is fabricated by low power CMOS technology. Basically this LSI consists of 20 x 2bit bi-directional shift register, 20 x 2bit data latch and 20 x 2bit driver. (refer to Fig 1) This LSI can be used as common or segment driver.

FUNCTION

- Dot matrix LCD driver with 40 channel output.
- Selects function to use common/segment drivers simultaneously.
- Input / Output signal
- output : 20 x 2 channel waveform for LCD driving
- input : Serial display data and control signal from the controller LSI.
 - Bias voltage (V₁~V₆)




Display driving bias : static~1/5Power supply voltage : 2.7 ~ 5.5V

• Supply voltage for display : $3.0 \sim 13.0 \text{V} \text{ (V}_{\text{LCD}} = \text{V}_{\text{DD}} - \text{V}_{\text{EE}} \text{)}$

Interface

Driver (cascade connection)	Controller		
Other KS0065B, KS0063B	KS0066U KS0070B KS0073		

- CMOS Process
- 64QFP and bare chip available





BLOCK DIAGRAM




Fig 1. KS0065B functional block diagram

PIN CONFIGURATION





Fig 2. 60 QFP Top View



PAD DIAGRAM



Note: (0,0) is center in the chip



PAD LOCATION

UNIT (µm)

PAD	PAD	COORDINATE		PAD	PAD	COORDINATE		
NUMBER	NAME	х	Y	NUMBER	NAME	х	Y	
1	VEE	-1120.2	-642.5	31	SC28	1117.5	865.2	
2	CL1	-1062.5	-865.2	32	SC27	992.5	865.2	
3	CL2	-937.5	-865.2	33	SC26	867.5	865.2	
4	VSS	-812.5	-865.2	34	SC25	742.5	865.2	
5	DL1	-687.5	-865.2	35	SC24	617.5	865.2	
6	DR1	-562.5	-865.2	36	SC23	492.5	865.2	
7	DL2	-437.5	-865.2	37	SC22	367.5	865.2	
8	DR2	-312.5	-865.2	38	SC21	242.5	865.2	
9	М	-187.5	-865.2	39	SC20	117.5	865.2	
10	SHL1	-62.5	-865.2	40	SC19	-7.5	865.2	
11	SHL2	62.5	-865.2	41	SC18	-132.5	865.2	
12	FCS	187.5	-865.2	42	SC17	-257.5	865.2	
13	V1	332.5	-865.2	43	SC16	-382.5	865.2	
14	V2	457.5	-865.2	44	SC15	-507.5	865.2	
15	V3	582.5	-865.2	45	SC14	-632.5	865.2	
16	V4	707.5	-865.2	46	SC13	-757.5	865.2	
17	V5	832.5	-865.2	47	SC12	-882.5	865.2	
18	V6	957.5	-865.2	48	SC9	-1120.2	857.2	
19	SC40	1082.5	-865.2	49	SC10	-1120.2	732.5	
20	SC39	1120.2	-627.5	50	SC11	-1120.2	607.5	
21	SC38	1120.2	-502.5	51	SC8	-1120.2	482.5	
22	SC37	1120.2	-377.5	52	SC7	-1120.2	357.5	
23	SC36	1120.2	-252.5	53	VDD	-1120.2	232.5	
24	SC35	1120.2	-127.5	54	SC6	-1120.2	107.5	
25	SC30	1120.2	-2.5	55	SC5	-1120.2	-17.5	
26	SC31	1120.2	122.5	56	SC4	-1120.2	-142.5	
27	SC32	1120.2	247.5	57	SC3	-1120.2	-267.5	
28	SC33	1120.2	372.5	58	SC2	-1120.2	-392.5	
29	SC34	1120.2	497.5	59	SC1	-1120.2	-517.5	
30	SC29	1120.2	622.5					

PIN DESCRIPTION

PIN(NO.)	INPUT/	N	IAME	DESCRIPTION	INTERFACE
	OUTPUT				
V _{DD} (24)		Operat	ing Voltage	For logical circuit (2.7 ~ 5.5V)	Power
GND(34)	Power			0V (GND)	Supply
V _{EE} (31)		Negative S	upply Voltage	For LCD driver circuit	
V_1, V_2	Input	Bias	Voltage	Bias voltage level for LCD drive (select level)	Power
(44,45)					
SC ₁ ~SC ₂₀	Output		LCD driver	LCD driver output	LCD
V_3,V_4	Input	Part 1	Bias Voltage	Bias voltage level for LCD drive (non-select level)	Power
(46, 47)					
SHL1	Input		Data	Selection of the shift direction of Part 1 shift register	V_{DD}
(41)			interface	SHL1 DL1 DR1	or
				V _{DD} out in	V _{SS}
				V _{SS} in out	
DI 1 DD1	lanut	-			Controller
DL1, DR1 (35, 36)	Input Output			Data input/output of Part 1 shift register	Controller or
	-				KS0065B
SC ₂₁ ~SC ₄₀	Output		LCD driver	LCD driver output	
V_5 , V_6	Input	Part 2	Bias Voltage	Bias voltage level for LCD drive (non-select level)	Power
(48, 49)		=			
SHL2	Input		Data	Selection of the shift direction of Part 2 shift register	V_{DD}
(42)			interface	SHL2 DL2 DR2	or
				V _{DD} out in	V _{SS}
				V _{SS} in out	
DL2,DR2	lanut			Data input/output of Dart 2 shift register	Controller
(37, 38)	Input Output			Data input/output of Part 2 shift register	or
* ,		A 14	l ernated		KS0065B
M (40)	Input			PART FCS CL1 CL2 M polarity 1 VSS latch clock shift clock M	Controller
(40)			al for LCD	1 VSS latch clock shift clock M	
CL1,CL2	Input	+	er output ata shift	2 VSS	
(32,33)	iliput		ch clock	VDD shift clock latch clock M	
FCS(43)	Input		selection		
1 00(40)	input	Wiode	SCICCUOII	Shift/latch clock of display data and polarity of M	
				signal are changed by FCS signal. By setting FCS to V _{DD} level, user can select	
				the function that use Part 1 as segment driver	
NC(20)		-		and Part 2 as common driver simultaneously.	N.C
NC(39)				No connection pin	N.C



MAXIMUM ABSOLUTE LIMIT (T_a=25 °C)

Characteristic	Symbol	Value	Unit
Operating Voltage	V_{DD}	-0.3 ~ +7.0	V
Driver Supply Voltage	V_{LCD}	V_{DD} -15.0 ~ V_{DD} +0.3	V
Input Voltage 1	V _{IN1}	-0.3 ~ V _{DD} +0.3	V
Input Voltage 2 (V ₁ -V ₆)	V _{IN2}	V_{DD} +0.3 ~ V_{EE} -0.3	V
Operating Temperature	T _{OPR}	-30 ~ +85	°C
Storage Temperature	T _{STG}	-55 ~ +125	°C

^{*} Voltage greater than above may damage the circuit

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS $(V_{DD}=2.7 \sim 5.5 \text{V}, V_{DD}-V_{EE}=3 \sim 13 \text{V}, V_{SS}=0 \text{V}, T_a=-30 \sim +85 \,^{\circ}\text{C})$

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Operating Current *	I _{DD}	f _{CL2} =400KHz	-	1 mA		-
Supply Current *	I _{EE}	f _{CL1} =1KHz	-	10	μА	
Input High Voltage	V _{IH}	-	0.7 V _{DD}	V _{DD}	V	CL1, CL2, DL1, DL2
Input Low Voltage	V _{IL}		0	0.3 V _{DD}		DR1, DR2, SHL1, SHL2
Input Leakage Current	I_{LKG}	V _{IN} =0-V _{DD}	-5	5	μА	M, FCS
Output High Voltage	V _{OH}	I _{OH} =-0.4mA	V _{DD} -0.4	-		DL1, DL2, DR1, DR2
Output Low Voltage	V _{OL}	I _{OL} =+0.4mA	-	0.4	٧	
Voltage Descending	V_{D1}	I _{ON} =0.1mA for one of SC1-SC40	-	1.1		V(V ₁ -V ₆)-SC(SC1-SC40)
	V _{D2}	I _{ON} =0.05mA for each SC1-SC40	-	1.5		
Leakage Current	l _V	V _{IN} =V _{DD} ~V _{EE} (Output SC1-SC40 : floating)	-10	10	μА	V1-V6

$\textbf{AC CHA} \\ \textbf{RACTERISTICS} \ (V_{DD} = 2.7 \sim 5.5 \text{V}, \ V_{DD} - V_{EE} = 3 \sim 13 \text{V}, \ V_{SS} = 0 \text{V}, \ Ta = -30 \sim +85 \, ^{\circ}\text{C})$

Characteristic	Symbol	Test condition	Min	Max	Unit	Applicable pin
Data Shift Frequency	f_{CL}	-	-	400	KHz	CL2
Clock High Level Width	t _{wckh}	-	800	-		CL1, CL2
Clock Low Level Width	twckl	-	800	-		CL2
Clock Set-up Time	t _{SL}	from CL2 to CL1	500	-	ns	
	t _{LS}	from CL1 to CL2	500	-		CL1, CL2
Clock Rise/Fall Time	t _R /t _F	-	-	200		
Data Set-up Time	t _{SU}	-	300	-		DL1, DL2, DR1, DR2, FLM
Data Hold Time	t _{DH}	-	300	-		
Data Delay Time	t _D	CL=15pF	1	500		DL1, DL2, DR1, DR2

^{*} Input/Output current is excluded; When input is at the intermediate level with CMOS, excessive current flows through the input circuit to the power supply, To avoid this, input level must be fixed at "H" or "L".



^{*} V_{EE} : connect a protection resistor (220 Ω ±5%)

TIMING CHARACTERISTICS




Fig 3. AC characteristics

FUNCTIONAL DESCRIPTION

1) To drive segment type
When the FCS is connected to Vss, KS0065B(SC1-SC40)is operated as segment driver.(refer to Fig 4)




Fig 4. Segment Data Waveforms



2) To drive common type

When the FCS is connected to V_{DD}, only part2(SC21-SC40)of KS0065B is operated as common driver.(refer to Fig 5).




Fig 5. Common Data waveforms

LCD OUTPUT WAVEFORMS




Fig. 6. Output waveform


ly for LCD drive are short




^{*1:} To use for same function of part 1 and part 2, V3 ar Fig 6. Output waveforms circuited respectively.

APPLICATION CIRCUIT


1) Segment driver



2) Common driver



3) Segment/common driver



64-QFP-1420F

