





P0[0] **ENET TXD0** P1[0]/ENET_TXD0/T3_CAP1/SSP2_SCK P1[1]/ENET_TXD1/T3_MAT3/SSP2_MOSI P0[0] P0[0]/CAN_RD1/U3_TXD/I2C1_SDA/U0_TXD >>ENET_TXD0 ENET TXD1 96 194 P0[1] P0[1]/CAN_TD1/U3_RXD/I2C1_SCL ENET_TXD1 185 P1[2] UO TXD Poi2i/U0 TXD/U3 TXD P1[2]/ENET_TXD2/SD_CLK/PWM0[1] >>P1[2] U0 RXD 177 204 >>P1i̇́3i̇ U0 RXD P0[3]/U0 RXD/U3 RXD P1[3]/ENET_TXD3/SD_CMD/PWM0[2] 168 192 P0[4]/I2S_RX_SCK/CAN_RD2/T2_CAP0/LCD_VD[0] P0[4] P1[4]/ENET_TX_EN/T3_MAT2/SSP2_MISO ENET_TX_EN 166 156 P0[5] POISI/I2S RX WS/CAN TD2/T2 CAP1/LCD VDI1 P1[5]/ENET_TX_ER/SD_PWR/PWM0[3] P1[6]/ENET_TX_CLK/SD_DAT[0]/PWM0[4] P1[5] 164 171 P0[6 P0[6]/I2S_RX_SDA/SSP1_SSEL1/T2_MAT0/U1_RTS/LCD_VD[8] SD DATO SD DAT1 P0[7] 153 P0[7] PO[7]/I2S_TX_SCK/SSP1_SCK/T2_MAT1/RTC_EV0/LCD_VD[9] P1[7]/ENET_COL/SD_DAT[1]/PWM0[5] SD_DAT1 ENET CRS P0[8] 160 190 P0[8] P0[8]/IS2_TX_WS/SSP1_MISO/T2_MAT2/RTC_EV1/LCD_VD[6] P1[8]/ENET_CRS(ENET_CRS_DV)/T3_MAT1/SSP2_SSEL >ENET_CRS ENET_RXD0 P0[9 158 188 P0[9] PO[9]/I2S TX SDA/SSP1 MOSI/T2 MAT3/RTC EV2/LCD VD[17] P1[9]/ENET_RXD0/T3_MAT0 ENET RXD0 186 P0[10] P0[10]/U2_TXD/I2C2_SDA/T3_MAT0/LCD_VD[5] P1[10]/ENET_RXD1/T3_CAP0 ENET_RXD1 100 163 P0[11] P0[11]/U2_RXD/I2C2_SCL/T3_MAT1/LCD_VD[10] P1[11]/ENET_RXD2/SD_DAT[2]/PWM0[6] SD_DAT2 SD DAT3 P0[12 41 P0[12] P0[12]/USB_PPWR2/SSP1_MISO/ADC0_IN[6] P1[12]/ENET_RXD3/SD_DAT[3]/PWM0_CAPO SD_DAT3 P0[13 45 P0[13 P0[13]/USB_UP_LED2/SSP1_MOSI/ADC0_IN[7] P1[13]/ENET_RX_DV P1[13] P0[14 69 184 P0[14]/USB_HSTEN2/SSP1_SSEL/USB_CONNECT2 P1[14]/ENET_RX_ER/T2_CAP0 ENET_RX_ER P0[14] 182 128 P1[15]/ENET_RX_CLK (ENET_REF_CLK)/I2C2_SDA 180 P0[15] P0[15]/U1_TXD/SSP0_SCK ENET REF CLK 130 P0[16] P0[16]/U1_RXD/SSP0_SSEL P1[16]/ENET_MDC/IS2_TX_MCLK ENET MDC SD CD ENET MDIO 126 P0[17]/U1_CTS/SSP0_MISO P1[17]/ENET_MDIO/IS2_RX_MCLK SD_CD >ENET_MDIO P0[18] P1[18 P1[18]/USB_UP_LED1/PWM1[1]/T1_CAP0/SSP1_MISO P1[18] P0[18] P0[18]/U1 DCD/SSP0 MOSI 122 P1[19] SD CLK P0[19]/U1 DSR/SD CLK/I2C1 SDA/LCD VD[13] P1[19]/USB TX E1/USB PPWR1/T1 CAP1/MC 0A/SSP1 SCK/U2 OE SD CMD 120 P1[20 P1[20]/USB_TX_DP1/PWM1[2]/QEI_PHA/MC_FB0/SSP0_SCK/LCD_VD[6]/LCD_VD[10] SD CMD P0[20]/U1_DTR/SD_CMD/I2C1_SCL/LCD_VD[14] . P1[20] 118 P0[21] P0[21]/U1_RI/SD-PWR/U4_OE/CAN_RD1/U4_SCLK >>P1[21] >>P1[22] P1[2: P0[22] P0[22]/U1_RTS/SD_DAT[0]/U4TXD/CAN_TD1 P0[23 P1[23 18 >>P1[23] >>P1[24] >>P1[25] P0[23 P0[23]/ADC0_IN[0]/I2S_RX_SCK/T3_CAP0 P1[24 P0[24 16 P0[24] P0[24]/ADC_INT[1]/IS2_RX_WS/T3_CAP1 P0[25 14 P1[25 P1[25]/USB_LS1/ USB_HSTEN1/T1_MAT1/MC_1A/CLKOUT/LCD_VD[11]/LCD_VD[15] P0[25] P0[25]/ADC0_IN[2]/I2S_RX_SDA/U3_TXD 12 P0[26] P0[26]/ADC0_IN[3]/DAC_OUT/U3_RXD P1[26]/ USB_SSPND1/PWM1[6]/T0_CAP0/MC_1B/SSP1_SSEL/LCD_VD[12]/LCD_VD[20] >>P1[26] 50 P1[27]/USB_INT1/USB_OVRCR1/T0_CAP1/CLKOUT/LCD_VD[13]/LCD_VD[21] >>P1[27] P0[27] P0[27]/I2C_SDA/USB_SDA1 P0[28 48 P1[28 P1[28]/USB_SCL1/PWM1_CAP0/T0_MAT0/MC_2A/SSP0_SSEL/LCD_VD[14]/LCD_VD[22] 92 >>P1[28] P0[28] P0[28]/I2C0_SCL/USB_SCL1 P1[2 P1[29]/USB_SDA1/PWM1_CAP1/T0_MAT1/MC_2B/U4_TXD/LCD_VD[15]/LCD_VD[23] ∕>P1[29] P0[29] P0[29]/USB D+1/ EINT0 P0[30 62 P1[30 P1[30]/USB_PWRD2/USB_VBUS/ADC0_IN[4]/I2C0_SDA/U3_OE 40 >>P1[30] P0[30] P0[30]/USB_D-1/ EINT1 **≫**P1[31] P0[31] P0[31]/USB_D+2 P1[31]/USB_OVRCR2/SSP1_SCK/ADC0_IN[5]/I2C0_SCL LPC177x_8x_LQFP208

Title

Design by microcreat

Size | Document Number | Rev | V001

Date: | Monday, August 05, 2013 | Sheet | 4 | of | 12















