





P0[0] **ENET TXD0** P1[0]/ENET\_TXD0/T3\_CAP1/SSP2\_SCK P1[1]/ENET\_TXD1/T3\_MAT3/SSP2\_MOSI P0[0] P0[0]/CAN\_RD1/U3\_TXD/I2C1\_SDA/U0\_TXD >>ENET\_TXD0 ENET TXD1 96 194 P0[1] P0[1]/CAN\_TD1/U3\_RXD/I2C1\_SCL ENET\_TXD1 185 P1[2] UO TXD Poi2i/U0 TXD/U3 TXD P1[2]/ENET\_TXD2/SD\_CLK/PWM0[1] >>P1[2] U0 RXD 177 204 >>P1i̇́3i̇ U0 RXD P0[3]/U0 RXD/U3 RXD P1[3]/ENET\_TXD3/SD\_CMD/PWM0[2] 168 192 P0[4]/I2S\_RX\_SCK/CAN\_RD2/T2\_CAP0/LCD\_VD[0] P0[4] P1[4]/ENET\_TX\_EN/T3\_MAT2/SSP2\_MISO ENET\_TX\_EN 166 156 P0[5] POISI/I2S RX WS/CAN TD2/T2 CAP1/LCD VDI1 P1[5]/ENET\_TX\_ER/SD\_PWR/PWM0[3] P1[6]/ENET\_TX\_CLK/SD\_DAT[0]/PWM0[4] P1[5] 164 171 P0[6 P0[6]/I2S\_RX\_SDA/SSP1\_SSEL1/T2\_MAT0/U1\_RTS/LCD\_VD[8] SD DATO SD DAT1 P0[7] 153 P0[7] PO[7]/I2S\_TX\_SCK/SSP1\_SCK/T2\_MAT1/RTC\_EV0/LCD\_VD[9] P1[7]/ENET\_COL/SD\_DAT[1]/PWM0[5] SD\_DAT1 ENET CRS P0[8] 160 190 P0[8] P0[8]/IS2\_TX\_WS/SSP1\_MISO/T2\_MAT2/RTC\_EV1/LCD\_VD[6] P1[8]/ENET\_CRS(ENET\_CRS\_DV)/T3\_MAT1/SSP2\_SSEL >ENET\_CRS ENET\_RXD0 P0[9 158 188 P0[9]/I2S\_TX\_SDA/SSP1\_MOSI/T2\_MAT3/RTC\_EV2/LCD\_VD[17] P0[9] P1[9]/ENET\_RXD0/T3\_MAT0 ENET RXD0 186 P0[10] P0[10]/U2\_TXD/I2C2\_SDA/T3\_MAT0/LCD\_VD[5] P1[10]/ENET\_RXD1/T3\_CAP0 ENET\_RXD1 100 163 P0[11] P0[11]/U2\_RXD/I2C2\_SCL/T3\_MAT1/LCD\_VD[10] P1[11]/ENET\_RXD2/SD\_DAT[2]/PWM0[6] SD\_DAT2 SD DAT3 P0[12 41 P0[12] P0[12]/USB\_PPWR2/SSP1\_MISO/ADC0\_IN[6] P1[12]/ENET\_RXD3/SD\_DAT[3]/PWM0\_CAPO SD\_DAT3 P0[13 45 P0[13 P0[13]/USB\_UP\_LED2/SSP1\_MOSI/ADC0\_IN[7] P1[13]/ENET\_RX\_DV P1[13] P0[14 69 184 P1[14]/ENET\_RX\_ER/T2\_CAP0 P0[14]/USB\_HSTEN2/SSP1\_SSEL/USB\_CONNECT2 ENET\_RX\_ER P0[14] 182 128 P1[15]/ENET\_RX\_CLK (ENET\_REF\_CLK)/I2C2\_SDA 180 P0[15] P0[15]/U1\_TXD/SSP0\_SCK ENET REF CLK 130 P0[16] P0[16]/U1\_RXD/SSP0\_SSEL P1[16]/ENET\_MDC/IS2\_TX\_MCLK ENET MDC SD CD ENET MDIO 126 P0[17]/U1\_CTS/SSP0\_MISO P1[17]/ENET\_MDIO/IS2\_RX\_MCLK SD\_CD >ENET\_MDIO P0[18] P1[18 P1[18]/USB\_UP\_LED1/PWM1[1]/T1\_CAP0/SSP1\_MISO P1[18] P0[18] P0[18]/U1 DCD/SSP0 MOSI 122 P1[19] SD CLK P0[19]/U1 DSR/SD CLK/I2C1 SDA/LCD VD[13] P1[19]/USB TX E1/USB PPWR1/T1 CAP1/MC 0A/SSP1 SCK/U2 OE SD CMD 120 P1[20 P1[20]/USB\_TX\_DP1/PWM1[2]/QEI\_PHA/MC\_FB0/SSP0\_SCK/LCD\_VD[6]/LCD\_VD[10] SD CMD P0[20]/U1\_DTR/SD\_CMD/I2C1\_SCL/LCD\_VD[14] . P1[20] 118 P0[21] P0[21]/U1\_RI/SD-PWR/U4\_OE/CAN\_RD1/U4\_SCLK >>P1[21] >>P1[22] P1[2: P0[22] P0[22]/U1\_RTS/SD\_DAT[0]/U4TXD/CAN\_TD1 P0[23 P1[23 18 >>P1[23] >>P1[24] >>P1[25] P0[23 P0[23]/ADC0\_IN[0]/I2S\_RX\_SCK/T3\_CAP0 P1[24 P0[24 16 P0[24] P0[24]/ADC\_INT[1]/IS2\_RX\_WS/T3\_CAP1 P0[25 14 P1[25 P1[25]/USB\_LS1/ USB\_HSTEN1/T1\_MAT1/MC\_1A/CLKOUT/LCD\_VD[11]/LCD\_VD[15] P0[25] P0[25]/ADC0\_IN[2]/I2S\_RX\_SDA/U3\_TXD 12 P0[26] P0[26]/ADC0\_IN[3]/DAC\_OUT/U3\_RXD P1[26]/ USB\_SSPND1/PWM1[6]/T0\_CAP0/MC\_1B/SSP1\_SSEL/LCD\_VD[12]/LCD\_VD[20] >>P1[26] 50 P1[27]/USB\_INT1/USB\_OVRCR1/T0\_CAP1/CLKOUT/LCD\_VD[13]/LCD\_VD[21] >>P1[27] P0[27] P0[27]/I2C\_SDA/USB\_SDA1 P0[28 48 P1[28 P1[28]/USB\_SCL1/PWM1\_CAP0/T0\_MAT0/MC\_2A/SSP0\_SSEL/LCD\_VD[14]/LCD\_VD[22] 92 >>P1[28] P0[28] P0[28]/I2C0\_SCL/USB\_SCL1 P1[2 P1[29]/USB\_SDA1/PWM1\_CAP1/T0\_MAT1/MC\_2B/U4\_TXD/LCD\_VD[15]/LCD\_VD[23] ∕>P1[29] P0[29] P0[29]/USB D+1/ EINT0 P0[3 62 P1[30 P1[30]/USB\_PWRD2/USB\_VBUS/ADC0\_IN[4]/I2C0\_SDA/U3\_OE 40 >>P1[30] P0[30] P0[30]/USB\_D-1/ EINT1 **≫**P1[31] P0[31] P0[31]/USB\_D+2 P1[31]/USB\_OVRCR2/SSP1\_SCK/ADC0\_IN[5]/I2C0\_SCL LPC177x\_8x\_LQFP208

Design by microcreat

ize | Document Number | Rev |
A4 | <Doc> | V001

ate: | Monday, June 17, 2013 | Sheet | 4 | of | 12















