



**MICROCHIP**

# ATF750C/ATF750CL

## ATF750C(L) 5V 10-Macrocell CPLD Data Sheet

### Features

- High-Speed, Electrically-Erasable Complex Programmable Logic Device:
  - Superset of 22V10
  - Enhanced logic flexibility
  - Backward Compatible with ATF750B/BL and ATF750/L
- Edge-sensing automatic 1 mA Standby (ATF750CL)
- D- or T-type Flip-flop
- Product Term or Direct Input Pin Clocking for Flip-flop
- 7.5 ns Maximum Pin-to-pin Delay with 5V Operation
- Highest Density Programmable Logic Available in 24-pin and 28-pin Packages
- Increased Logic Flexibility
  - 42 array inputs, 20 sum terms and 20 flip-flops
- Enhanced Output Logic Flexibility
  - All 20 flip-flops feedback internally
  - 10 flip-flops are also available as outputs
- Programmable pin-keeper circuits on inputs and I/Os
- Dual-in-line and Surface Mount Packages in Standard Pinouts
- Available in Military, Commercial and Industrial Temperature Ranges
- Robust EEPROM Technology:
  - 100% tested
  - Completely reprogrammable
  - 1,000 Program/Erase cycles
  - 20-year data retention
  - 2000V ESD protection
- Security Fuse Feature
- Green (Pb/Halide-Free/RoHS Compliant) Package Options

### Packages

- 24-Lead CerDIP
- 24-Lead PDIP
- 24-Lead SOIC
- 24-Lead TSSOP
- 28-Lead CLCC
- 28-Lead PLCC

### Description

The ATF750C(L) is a high-performance, complex programmable logic device (CPLD) that utilizes Microchip's proven electrically-erasable memory technology. The ATF750C(L) is twice as powerful as most other 24-pin programmable logic devices. Increased product terms, sum terms, flip-flops and output logic configurations translate into more usable gates. High-speed logic and uniform predictable delays guarantee fast in-system performance.

Each of the ATF750C(L)'s 22 logic pins can be used as an input. Ten of these can be used as inputs, outputs or bi-directional I/O pins. Each flip-flop is individually configurable as either D- or T-type. Each flip-flop output is fed back into the array independently. This allows burying of all the sum terms and flip-flops.


There are 171 total product terms available. There are two sum terms per output, providing added flexibility. A variable format is used to assign between four to eight product terms per sum term. Much more logic can be replaced by this device than by any other 24-pin PLD. With 20 sum terms and flip-flops, complex state machines are easily implemented with logic to spare.

Product terms provide individual clocks and asynchronous resets for each flip-flop. Each flip-flop may also be individually configured to have direct input pin controlled clocking. Each output has its own enable product term. One product term provides a common synchronous preset for all flip-flops. Register preload functions are provided to simplify testing. All registers automatically reset upon power-up.


The ATF750CL is a low-power device with speeds as fast as 15 ns. The ATF750CL provides the optimum low-power CPLD solution. This device significantly reduces total system power, thereby allowing battery-powered operations.

# ATF750C/ATF750CL

## Pin Configurations and Pinouts



## Block Diagram



The ATF750C(L)'s advanced flexibility packs more usable gates into 24 pins than any other logic device. The ATF750C(L) starts with the popular 22V10 architecture, and add several enhanced features:

## Selectable D- and T-type Registers

Each ATF750C(L) flip-flop can be individually configured as either D- or T-type. Using the T-type configuration, JK and SR flip-flops are also easily created. These options allow more efficient product term usage.

## Selectable Asynchronous Clocks

Each of the ATF750C(L)'s flip-flops may be clocked by its own clock product term or directly from Pin 1 (Pin 2 for PLCC/CLCC). This removes the constraint that all

registers must use the same clock. Buried state machines, counters and registers can all coexist in one device while running on separate clocks. Individual flip-flop clock source selection further allows mixing higher performance pin clocking and flexible product term clocking within one design.

### A Full Bank of Ten More Registers

The ATF750C(L) provides two flip-flops per output logic cell for a total of 20. Each register has its own sum term, its own reset term and its own clock term.

# ATF750C/ATF750CL

## Independent I/O Pin and Feedback Paths

Each I/O pin on the ATF750C(L) has a dedicated input path. Each of the 20 registers has its own feedback terms into the array as well. This feature, combined with individual product terms for each I/O's output enable, facilitates true bi-directional I/O design.


## Bus-Friendly Pin-Keeper Input and I/Os

All input and I/O pins on the ATF750C(L) have programmable "pin-keeper" circuits. If activated, when any pin is driven high or low and then subsequently left floating, it will stay at that previous high or low level.


This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.

Enabling or disabling of the pin-keeper circuits is controlled by the device type chosen in the logic compiler device selection menu. Please refer to the software compiler table for more details. Once the pin-keeper circuits are disabled, normal termination procedures are required for unused inputs and I/Os.

## Input Diagram



## I/O Diagram




## Power-Up Reset

The registers in ATF750C(L) are to reset during power-up. At a point delayed slightly from Vcc crossing VRST, all registers will be reset to the low state. The output state will depend on the polarity of its buffer.

The feature is critical for state machine initialization. However, due to the asynchronous nature of Reset and uncertainty of how Vcc actually rises in the system, the following conditions are required:

- The Vcc rise must be monotonic
- After Reset occurs, all input and feedback setup times must be met before driving the clock pin high
- The clock must remain stable during Power-up Reset

## Power-Up Reset



## Power-Up Reset Parameters

Parameter	Description	Typ.	Max.	Units
tPR	Power-Up Reset Time	600	1000	ns
VRST	Power-Up Reset Voltage	2.0	4.5	V

## Synchronous Preset and Asynchronous Reset

One synchronous preset line is provided for all 20 registers in the ATF750C(L). The appropriate input signals to cause the internal clocks to go to a high state must be received during a synchronous preset. Appropriate setup and hold times must be met, as shown in the switching waveform diagram.

An individual asynchronous reset line is provided for each of the 20 flip-flops. Both the Q0 and Q1 flip-flops are reset when the input signals received force the internal resets high.

## Software Support

All family members of the ATF750C(L) can be designed with Microchip's WinCUPL software tool.

Additionally, the ATF750C(L) may be programmed to perform the ATV750(L) functional subset (no T-type flip-flops, pin clocking or D/T2 feedback) using the ATV750(L) JEDEC file. In this case, the ATF750C(L) becomes a direct replacement or speed upgrade for the ATV750(L). The ATF750C(L) is a direct replacement for the ATV750(L) and the ATV750B(L).

## Software Compiler Mode Selection

Device	WinCUPL Device Mnemonic	Pin-keeper
ATF750C(L) CerDIP/PDIP/SOIC /TSSOP	V750C V750CPPK	Disabled Enabled
ATF750C(L) PLCC/CLCC	V750LCC V750CPPKLCC	Disabled Enabled

# ATF750C/ATF750CL

## Third Party Programmer Support

Device	Description
ATF750C (V750)	<b>V750 Cross-programming.</b> JEDEC file compatible with standard V750 JEDEC file (total fuses in JEDEC file = 14394). The Programmer will automatically program "0"s into the User Row (UES), and disable the Pin-keeper features. The Fuse Checksum will be the same as the old ATV750(L) file. This device type is recommended for customers that are directly migrating from an ATV750(L) device to an ATF750C(L) device.
ATF750C (V750B)	<b>V750B Cross-programming.</b> JEDEC file compatible with standard V750B JEDEC file (total fuses in JEDEC file = 14435). The Programmer will automatically program "0"s into the User Row (UES), and disable the Pin-keeper feature. The Fuse Checksum will be the same as the old ATV750B(L) file. This device type is recommended for customers that are directly migrating from an ATV750B(L) device to an ATF750C(L) device.
ATF750C	Programming of User Row (UES) bits supported and Pin-keeper bit is user programmable. (Total fuses in JEDEC file = 14504). This is the default device type and is recommended for users that have re-compiled their source design files to specifically target the ATF750C(L) device.

**Note:** The ATF750C(L) has 14,504 JEDEC fuses.

## Security Fuse Usage


A single fuse is provided to prevent unauthorized copying of the ATF750C(L) fuse patterns. Once the security fuse is programmed, all fuses will appear programmed during verify.

The security fuse should be programmed last, as its effect is immediate.

## Preload of Registered Outputs

The ATF750C(L)'s registers are provided with circuitry to allow loading of each register asynchronously with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A VIH level on the I/O pin will force the register high; a VIL will force it low, independent of the output polarity. The PRELOAD state is entered by placing a 10.25V to 10.75V signal on pin 8 (pin 20 for PLCC/CLCC). When the clock term is pulsed high, the data on the I/O pins is placed into the register chosen by the select pin.

## Preload of Registered Outputs



Level Forced on Registered Output Pin during Preload Cycles	Select Pin State	Register #0 State after Cycle	Register #1 State after Cycle
VIH	Low	High	X
VIL	Low	Low	X
VIH	High	X	High
VIL	High	X	Low

## 1.0 ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings (†)

Temperature under bias .....	-55°C to +125°C
Storage temperature .....	-65°C to +150°C
Voltage on any pin with respect to ground <sup>(1)</sup> .....	-2.0V to +7.0V
Voltage on input pins with respect to ground during programming <sup>(1)</sup> .....	-2.0V to +14.0V
Programming voltage with respect to ground <sup>(1)</sup> .....	-2.0V to +14.0V

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Note 1:** Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is Vcc + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

**TABLE 1-1: DC AND AC OPERATING CONDITIONS**

	Commercial	Industrial	Military
Operating Temperature (Ambient)	0°C to +70°C	-40°C to +85°C	-55°C to +125°C (case)
VCC Power Supply	5V ± 5%	5V ± 10%	5V ± 10%

**TABLE 1-2: DC CHARACTERISTICS**

Symbol	Parameter	Minimum	Typical	Maximum	Units	Condition		
I <sub>LI</sub>	Input Leakage Current	—	—	10	µA	VIN = -0.1V to Vcc + 1V		
I <sub>LO</sub>	Output Leakage Current	—	—	10	µA	VOUT = -0.1V to Vcc + 0.1V		
I <sub>CC</sub>	Power Supply Current, Standby	—	125	180	mA	Comm.	Vcc = Max VIN = Max, Outputs Open	
		—	135	190	mA	Ind., Mil.		
		—	0.12	1	mA	Comm.	Vcc = Max VIN = Max, Outputs Open	
		—	0.15	2	mA	Ind., Mil.		
I <sub>OS</sub> <sup>(1)</sup>	Output Short Circuit Current	—	—	-120	mA	VOUT = 0.5V		
V <sub>IL</sub>	Input Low Voltage	-0.6	—	0.8	V	4.5 ≤ Vcc ≤ 5.5V		
V <sub>IH</sub>	Input High Voltage	2.0	—	Vcc + 0.75	V			
V <sub>OL</sub>	Output Low Voltage	—	—	0.5	V	Comm., Ind.	VIN = VIH or VIL VCC = Min, IOL = 16 mA	
		—	—	0.5	V	Mil,	VIN = VIH or VIL VCC = Min, IOL = 12 mA	
		—	—	0.8	V	Comm.	VIN = VIH or VIL VCC = Min, IOL = 24 mA	
V <sub>OH</sub>	Output High Voltage	2.4	—	—	V	VIN = VIH or VIL VCC = Min, IOH = -4.0 mA		

**Note 1:** Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

# ATF750C/ATF750CL

---

**TABLE 1-3: PIN CAPACITANCE**

	Typical	Maximum	Units	Conditions		
C <sub>IN</sub>	5	8	pF	$V_{IN} = 0V; f = 1.0 \text{ MHz}; TA = 25^\circ\text{C}$ <sup>(1)</sup>		
C <sub>I/O</sub>	6	8	pF	$V_{OUT} = 0V; f = 1.0 \text{ MHz}; TA = 25^\circ\text{C}$ <sup>(1)</sup>		

**Note 1:** Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

**TABLE 1-4: AC CHARACTERISTICS, PRODUCT TERM CLOCK**

Symbol	Parameter	-7		-10		C/CL-15		Units
		Min.	Max.	Min.	Max.			
t <sub>PD</sub>	Input or Feedback to Non-Registered Output	—	7.5	—	10	—	15	ns
t <sub>EA</sub>	Input to Output Enable	—	7.5	—	10	—	15	ns
t <sub>ER</sub>	Input to Output Disable	—	7.5	—	10	—	15	ns
t <sub>CO</sub>	Clock to Output	3	7.5	4	10	5	12	ns
t <sub>CF</sub>	Clock to Feedback	1	5	4	7.5	5	9	ns
t <sub>S</sub>	Input Setup Time	3	—	4	—	8/12	—	ns
t <sub>SF</sub>	Feedback Setup Time	3	—	4	—	7	—	ns
t <sub>H</sub>	Hold Time	1	—	2	—	5	—	ns
t <sub>P</sub>	Clock Period	7	—	11	—	14	—	ns
t <sub>W</sub>	Clock Width	3.5	—	5.5	—	7	—	ns
f <sub>MAX</sub>	External Feedback 1/(t <sub>S</sub> + t <sub>CO</sub> )	—	95	—	71	—	50/41	MHz
	Internal Feedback 1/(t <sub>SF</sub> + t <sub>CF</sub> )	—	125	—	86	—	62	MHz
	No Feedback 1/(t <sub>P</sub> )	—	142	—	90	—	71	MHz
t <sub>AW</sub>	Asynchronous Reset Width	5	—	10	—	15	—	ns
t <sub>AR</sub>	Asynchronous Reset Recovery Time	3	—	10	—	15	—	ns
t <sub>AP</sub>	Asynchronous Reset to Registered Output Reset	—	8	—	12	—	15	ns
t <sub>SP</sub>	Setup Time, Synchronous Preset	4	—	7	—	8	—	ns


**TABLE 1-5: AC CHARACTERISTICS, INPUT PIN CLOCK**

Symbol	Parameter	-7		-10		C/CL-15		Units
		Min.	Max.	Min.	Max.			
t <sub>PD</sub>	Input or Feedback to Non-registered Output	—	7.5	—	10	—	15	ns
t <sub>EA</sub>	Input to Output Enable	—	7.5	—	10	—	15	ns
t <sub>ER</sub>	Input to Output Disable	—	7.5	—	10	—	15	ns
t <sub>COS</sub>	Clock to Output	0	6.5	0	7	0	10	ns
t <sub>CFS</sub>	Clock to Feedback	0	3.5	0	5	0	5.5	ns
t <sub>S</sub>	Input Setup Time	4	—	5	—	8/12.5	—	ns
t <sub>SF</sub>	Feedback Setup Time	4	—	5	—	7	—	ns


**TABLE 1-5: AC CHARACTERISTICS, INPUT PIN CLOCK**

Symbol	Parameter	-7		-10		C/CL-15		Units
		Min.	Max.	Min.	Max.			
t <sub>HS</sub>	Hold Time	0	—	0	—	0	—	ns
t <sub>PS</sub>	Clock Period	7	—	10	—	12	—	ns
t <sub>WS</sub>	Clock Width	3.5	—	5	—	6	—	ns
f <sub>MAXS</sub>	External Feedback 1/(t <sub>SS</sub> + t <sub>COS</sub> )	—	95	—	83	—	55/44	MHz
	Internal Feedback 1/(t <sub>SFS</sub> + t <sub>CFS</sub> )	—	133	—	100	—	80	MHz
	No Feedback 1/(t <sub>PS</sub> )	—	142	—	100	—	83	MHz
t <sub>AW</sub>	Asynchronous Reset Width	5	—	10	—	15	—	ns
t <sub>AERS</sub>	Asynchronous Reset Recovery Time	5	—	10	—	15	—	ns
t <sub>ARP</sub>	Asynchronous Reset to Registered Output Reset	—	8	—	10	—	15	ns
t <sub>SPS</sub>	Setup Time, Synchronous Preset	5	—	5/9	—	11	—	ns

**FIGURE 1-1: INPUT TEST WAVEFORMS AND MEASUREMENT LEVELS**




**FIGURE 1-2: OUTPUT AC TEST LOADS**




# ATF750C/ATF750CL

**FIGURE 1-3: AC WAVEFORMS, PRODUCT TERM CLOCK**



**FIGURE 1-4: AC WAVEFORMS, INPUT PIN CLOCK**



## 2.0 PINOUTS

TABLE 2-1: DEDICATED PINOUTS

Dedicated Pin	24-Lead CerDIP/PDIP/SOIC/TSSOP	28-Lead CLCC/PLCC
CLK/IN	1	2
IN	2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13	3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 16
GND <sup>(1)</sup>	12,	8, 14, 15, 22
I/O	14, 15, 16, 17, 18, 19, 20, 21, 22, 23	17, 18, 19, 20, 21, 23, 24, 25, 26, 27
VCC <sup>(2)</sup>	24	1, 28

**Note 1:** GND = Ground pins

**2:** Vcc = +5V supply pins for the device

# ATF750C/ATF750CL

## 3.0 LOGIC OPTIONS

FIGURE 3-1: COMBINATORIAL OUTPUT






FIGURE 3-2: REGISTERED OUTPUT




## 4.0 CLOCK OPTIONS

FIGURE 4-1: CLOCK MUX



## 5.0 OUTPUT OPTIONS


FIGURE 5-1: OUTPUT OPTIONS




# ATF750C/ATF750CL

## 6.0 FUNCTIONAL LOGIC DIAGRAMS

FIGURE 6-1: FUNCTIONAL LOGIC DIAGRAM ATF750C, UPPER HALF




**FIGURE 6-2: FUNCTIONAL LOGIC DIAGRAM ATF750C, LOWER HALF**




# ATF750C/ATF750CL

## 7.0 DEVICE CHARACTERISTICS


**FIGURE 7-1: SUPPLY CURRENT VS. SUPPLY VOLTAGE – ATF750C (TA = 25°C)**




**FIGURE 7-2: SUPPLY CURRENT VS. FREQUENCY – ATF750C (TA = 25°C)**




**FIGURE 7-3: OUTPUT SOURCE CURRENT VS. SUPPLY VOLTAGE (V<sub>OH</sub> = 2.4V)**




**FIGURE 7-4: SUPPLY CURRENT VS. SUPPLY VOLTAGE – ATF750CL (TA = 25°C)**



**FIGURE 7-5: SUPPLY CURRENT VS. FREQUENCY – ATF750CL (TA = 25°C)**




**FIGURE 7-6: OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE (V<sub>CC</sub> = 5V, TA = 25°C)**




# ATF750C/ATF750CL


**FIGURE 7-7:** OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE ( $V_{OL} = 0.5V$ )




**FIGURE 7-10:** OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE ( $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ )




**FIGURE 7-8:** OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE ( $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ )




**FIGURE 7-11:** INPUT CURRENT VS. INPUT VOLTAGE ( $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ )



**FIGURE 7-9:** INPUT CURRENT VS. INPUT VOLTAGE ( $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ) WITHOUT PIN-KEEPER



**FIGURE 7-12:** INPUT CLAMP CURRENT VS. INPUT VOLTAGE ( $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ )




# ATF750C/ATF750CL


## 8.0 PACKAGING INFORMATION

### 8.1 Package Marking Information


24-Lead CerDIP




Example




28-Lead CLCC




Example




24-Lead PDIP




Example




28-Lead PLCC




Example




24-Lead SOIC



Example





**Legend:**

XX...X	Customer-specific information
Y	Year code (last digit of calendar year)
YY	Year code (last 2 digits of calendar year)
WW	Week code (week of January 1 is week '01')
NNN	Alphanumeric traceability code
*	This packages are RoHS compliant. The JEDEC® designator can be found on the outer packaging for this package.

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 8.2 Thermal Resistance


The following table summarizes the thermal resistance data for the package types available.

**TABLE 8-1: THERMAL RESISTANCE DATA**

Package Type	$\theta_{JA}$	$\theta_{JC}$
24-lead CerDIP	65 °C/W	9 °C/W
28-lead CLCC	72 °C/W	16 °C/W
24-lead PDIP	60 °C/W	22 °C/W
28-lead PLCC	38 °C/W	16 °C/W
24-lead SOIC	46 °C/W	17 °C/W
24-lead TSSOP	67 °C/W	60 °C/W

# ATF750C/ATF750CL

Dimensions in Millimeters and (Inches).  
Controlling dimension: Inches.  
MIL-STD 1835 D-9 Config A (Glass Sealed)




10/21/03

	TITLE	DRAWING NO.	REV.
	24D3, 24-lead, 0.300" Wide. Non-windowed, Ceramic Dual Inline Package (Cerdip)	24D3	B

# ATF750C/ATF750CL

Dimensions in Millimeters and (Inches).  
Controlling dimension: Inches.  
MIL-STD 1835 C-4



10/21/03

	TITLE	DRAWING NO.	REV.
	28L, 28-pad, Non-windowed, Ceramic Lid, Leadless Chip Carrier (LCC)	28L	B


# ATF750C/ATF750CL

## 24-Lead Skinny Plastic Dual In-Line (JDB) - 300 mil Body [SPDIP] Atmel Legacy Global Pakage Code PHW


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



TOP VIEW



SIDE VIEW




VIEW A-A

Microchip Technology Drawing C04-21286 Rev A Sheet 1 of 2

# ATF750C/ATF750CL

## 24-Lead Skinny Plastic Dual In-Line (JDB) - 300 mil Body [SPDIP] Atmel Legacy Global Pakage Code PHW

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units			MILLIMETERS		
Dimension Limits		MIN		NOM	MAX		
Number of Pins	N			24			
Pitch	e			2.54 BSC			
Top to Seating Plane	A	-	-	5.334			
Molded Package Thickness	A2	2.921	3.302	4.953			
Base to Seating Plane	A1	0.381	-	-			
Shoulder to Shoulder Width	E	7.620	7.874	8.255			
Molded Package Width	E1	6.096	6.350	7.112			
Overall Length	D	31.242	31.750	32.512			
Tip to Seating Plane	L	2.921	3.302	3.810			
Lead Thickness	c	0.203	0.254	0.356			
Upper Lead Width	b2	1.143	1.524	1.778			
Lower Lead Width	b	0.356	0.457	0.588			
Overall Row Spacing	eA	7.62 BSC					
Overall Row Spacing	eB	-	-	10.922			

### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" per side.
3. Dimensioning and tolerancing per ASME Y14.5M




BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-21286 Rev A Sheet 2 of 2

# ATF750C/ATF750CL

## 28-Lead Plastic Leaded Chip Carrier (LI) - Square [PLCC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-026-LI Rev C Sheet 1 of 2

# ATF750C/ATF750CL

## 28-Lead Plastic Leaded Chip Carrier (LI) - Square [PLCC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		INCHES			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	N		28			28	
Pitch	e		.050			1.27	
Overall Height	A	.165	.172	.180	4.19	4.37	4.57
Contact Height	A1	.090	.105	.120	2.29	2.67	3.05
Molded Package to Contact	A2	.062	-	.083	1.57	-	2.11
Standoff §	A3	.020	-	-	0.51	-	-
Corner Chamfer	CH1	.042	-	.048	1.07	-	1.22
Chamfers	CH2	-	-	.020	-	-	0.51
Side Chamfer	CH3	.042	-	.056	1.07	-	1.42
Overall Width	E	.485	.490	.495	12.32	12.45	12.57
Overall Length	D	.485	.490	.495	12.32	12.45	12.57
Molded Package Width	E1	.450	.453	.456	11.43	11.51	11.58
Molded Package Length	D1	.450	.453	.456	11.43	11.51	11.58
Footprint Width	E2	.382	.410	.438	9.70	10.41	11.13
Footprint Length	D2	.382	.410	.438	9.70	10.41	11.13
Lead Thickness	c	.0075	-	.0125	0.19	-	0.32
Upper Lead Width	b1	.025	-	.032	0.64	-	0.81
Lower Lead Width	b	.013	-	.021	0.33	-	0.53

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" per side.
4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-026-LI Rev C Sheet 2 of 2

# ATF750C/ATF750CL

## 28-Lead Plastic Leaded Chip Carrier (LI) - Square [PLCC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



### RECOMMENDED LAND PATTERN

Dimension Limits		INCHES			MILLIMETERS		
		MIN	NOM	MAX	MIN	NOM	MAX
Contact Pitch	E	.050	BSC		1.27	BSC	
Contact Pad Spacing	C1		.425			10.80	
Contact Pad Spacing	C2		.425			10.80	
Contact Pad Width (X28)	X1			.026			0.66
Contact Pad Length (X28)	Y1			.100			2.54
Contact Pad to Center Pad (X24)	G	.008			0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2026-LI Rev C

# ATF750C/ATF750CL

## 24-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-025 [SO] Rev E Sheet 1 of 2

# ATF750C/ATF750CL

## 24-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		24		
Pitch	e		1.27	BSC	
Overall Height	A	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff	§	A1	0.10	-	0.30
Overall Width	E		10.30	BSC	
Molded Package Width	E1		7.50	BSC	
Overall Length	D		15.40	BSC	
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40	REF	
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	c	0.20	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.


5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-025 [SO] Rev E Sheet 2 of 2

# ATF750C/ATF750CL

## 24-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



### RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	C		9.40	
Contact Pad Width	X			0.60
Contact Pad Length	Y			2.00
Distance Between Pads	G1	0.67		
Distance Between Pads	G	7.40		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-2025 (SO) Rev B

# ATF750C/ATF750CL

Dimensions in Millimeter and (Inches)\*

JEDEC STANDARD MO-153 AD

Controlling dimension: millimeters



04/11/2001

	TITLE 24X, 24-lead (4.4 mm body width) Plastic Thin Shrink Small Outline Package (TSSOP)	DRAWING NO. 24X	REV. A
--	---	--------------------	-----------

## APPENDIX A: REVISION HISTORY

### **Revision A (1/2022)**

Updated to the Microchip template. Microchip DS20006641 replaces Atmel document 0776.

# ATF750C/ATF750CL

---

---

## THE MICROCHIP WEBSITE

Microchip provides online support via our WWW site at [www.microchip.com](http://www.microchip.com). This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at [www.microchip.com](http://www.microchip.com). Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

**Technical support is available through the website at: <http://microchip.com/support>**

# ATF750C/ATF750CL

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	XX	X	X	XXX	-[X] <sup>(1)</sup>	Examples:
Device	Speed Grade	Package Type	Temperature Range	Lead Count	Tape and Reel Option	
<b>Device:</b>	ATF750C =	5V Standard-Power CPLD				Commercial temp., PLCC package.
	ATF750CL =	5V Low-Power CPLD				Commercial temp., PDIP package.
<b>Speed Grade:</b>	7.5	=	7.5 ns (tPD)			Commercial temp., SOIC package.
	10	=	10 ns (tPD)			Industrial temp., PLCC package.
	15	=	15 ns (tPD)			Industrial temp., PDIP package.
<b>Package Type:</b>	G	=	CerDIP (Ceramic Dual In-line Package)			Industrial temp., SOIC package.
	N	=	CLCC (Ceramic Leadless Chip Carrier)			Industrial temp., PLCC package.
	S	=	SOIC (Plastic Gull Wing Small Outline)			Industrial temp., PDIP package.
	X	=	TSSOP (Thin Shrink Small Outline)			Industrial temp., SOIC package.
	P	=	PDIP (Plastic Dual In-line Package)			Industrial temp., Tape and Reel, SOIC package.
	J	=	PLCC (Plastic J-leaded Chip Carrier)			Industrial temp., package.
<b>Temperature Range:</b>	U	=	-40°C to +85°C (Industrial)			Industrial temp., PLCC package.
	X	=	0°C to +70°C (Commercial)			Industrial temp., PDIP package.
	M	=	-55°C to +125°C (Military)			Industrial temp., SOIC package.
<b>Lead Count:</b>	24	=	24 Leads			Industrial temp., CLCC package.
	28	=	28 Leads			Industrial temp., CerDIP package.

**Note 1:** Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

## ORDERING INFORMATION

### ATF750C Military Ordering Information

tPD (ns)	tcos (ns)	Ext. fMAX (MHz)	Ordering Code	Package	Operation Range
10	7	83	ATF750C-10GM/883	24-Lead CerDIP	Military/883 (-55°C to +125°C) Class B, Fully Compliant
			ATF750C-10NM/883	28-Lead CLCC	
			5962-0720101MLA	24-Lead CerDIP	
			5962-0720101M3A	28-Lead CLCC	
15	10	55	ATF750C-15GM/883	24-Lead CerDIP	Military/883 (-55°C to +125°C) Class B, Fully Compliant
			ATF750C-15NM/883	28-Lead CLCC	
			5962-0720102MLA	24-Lead CerDIP	
			5962-0720102M3A	28-Lead CLCC	

# ATF750C/ATF750CL

---

---

## ATF750C(L) Green Package Options (Pb/Halide-Free/RoHS Compliant)

tPD (ns)	tcos (ns)	Ext. fMAX (MHz)	Ordering Code	Package	Operation Range
7.5	6.5	95	ATF750C-7JX	28-Lead PLCC	Commercial (0°C to +70°C)
			ATF750C-7PX	24-Lead PDIP	
			ATF750C-7SX	24-Lead SOIC	
10	7	83	ATF750C-10JU	28-Lead PLCC	Industrial (-40°C to +85°C)
			ATF750C-10PU	24-Lead PDIP	
			ATF750C-10SU	24-Lead SOIC	
15	10	44	ATF750CL-15JU	28-Lead PLCC	Industrial (-40°C to +85°C)
			ATF750CL-15PU	24-Lead PDIP	
			ATF750CL-15SU	24-Lead SOIC	
			ATF750CL-15XU	24-Lead TSSOP	

---

**Note the following details of the code protection feature on Microchip products:**

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
  - Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
  - Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
  - Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.
- 

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

**Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, QuietWire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePicra, TimeProvider, TrueTime, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Parallelizing, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, NVM Express, NVMe, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, Symmcom, and Trusted Time are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-5224-9605-2

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](https://www.microchip.com/quality).



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**

Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**

Tel: 512-257-3370

**Boston**

Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Dallas**

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**

Novi, MI  
Tel: 248-848-4000

**Houston, TX**

Tel: 281-894-5983

**Indianapolis**

Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453  
Tel: 317-536-2380

**Los Angeles**

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  
Tel: 951-273-7800

**Raleigh, NC**

Tel: 919-844-7510

**New York, NY**

Tel: 631-435-6000

**San Jose, CA**

Tel: 408-735-9110  
Tel: 408-436-4270

**Canada - Toronto**

Tel: 905-695-1980  
Fax: 905-695-2078

### ASIA/PACIFIC

**Australia - Sydney**  
Tel: 61-2-9868-6733  
**China - Beijing**  
Tel: 86-10-8569-7000  
**China - Chengdu**  
Tel: 86-28-8665-5511  
**China - Chongqing**  
Tel: 86-23-8980-9588  
**China - Dongguan**  
Tel: 86-769-8702-9880  
**China - Guangzhou**  
Tel: 86-20-8755-8029  
**China - Hangzhou**  
Tel: 86-571-8792-8115  
**China - Hong Kong SAR**  
Tel: 852-2943-5100  
**China - Nanjing**  
Tel: 86-25-8473-2460  
**China - Qingdao**  
Tel: 86-532-8502-7355  
**China - Shanghai**  
Tel: 86-21-3326-8000  
**China - Shenyang**  
Tel: 86-24-2334-2829  
**China - Shenzhen**  
Tel: 86-755-8864-2200  
**China - Suzhou**  
Tel: 86-186-6233-1526  
**China - Wuhan**  
Tel: 86-27-5980-5300  
**China - Xian**  
Tel: 86-29-8833-7252  
**China - Xiamen**  
Tel: 86-592-2388138  
**China - Zhuhai**  
Tel: 86-756-3210040

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
**India - New Delhi**  
Tel: 91-11-4160-8631  
**India - Pune**  
Tel: 91-20-4121-0141  
**Japan - Osaka**  
Tel: 81-6-6152-7160  
**Japan - Tokyo**  
Tel: 81-3-6880- 3770  
**Korea - Daegu**  
Tel: 82-53-744-4301  
**Korea - Seoul**  
Tel: 82-2-554-7200  
**Malaysia - Kuala Lumpur**  
Tel: 60-3-7651-7906  
**Malaysia - Penang**  
Tel: 60-4-227-8870  
**Philippines - Manila**  
Tel: 63-2-634-9065  
**Singapore**  
Tel: 65-6334-8870  
**Taiwan - Hsin Chu**  
Tel: 886-3-577-8366  
**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830  
**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
**Thailand - Bangkok**  
Tel: 66-2-694-1351  
**Vietnam - Ho Chi Minh**  
Tel: 84-28-5448-2100

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393  
**Denmark - Copenhagen**  
Tel: 45-4485-5910  
Fax: 45-4485-2829  
**Finland - Espoo**  
Tel: 358-9-4520-820  
**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79  
**Germany - Garching**  
Tel: 49-8931-9700  
**Germany - Haan**  
Tel: 49-2129-3766400  
**Germany - Heilbronn**  
Tel: 49-7131-72400  
**Germany - Karlsruhe**  
Tel: 49-721-625370  
**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44  
**Germany - Rosenheim**  
Tel: 49-8031-354-560  
**Israel - Ra'anana**  
Tel: 972-9-744-7705  
**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781  
**Italy - Padova**  
Tel: 39-049-7625286  
**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340  
**Norway - Trondheim**  
Tel: 47-7288-4388  
**Poland - Warsaw**  
Tel: 48-22-3325737  
**Romania - Bucharest**  
Tel: 40-21-407-87-50  
**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91  
**Sweden - Gothenberg**  
Tel: 46-31-704-60-40  
**Sweden - Stockholm**  
Tel: 46-8-5090-4654  
**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820