# HD63B09, HD63C09 CMOS

# MPU (Micro Processing Unit)

# Description

The HD6309 is the highest 8-bit microprocessor of HMCS6800 family, which is compatible with the conventional HD6809.

The HD6309 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.

The HD6309 is complete CMOS device and its power dissipation is extremely low. Moreover, the SYNC and CWAI instruction makes low power application possible.


#### **Features**

- Hardware
  - Interfaces with all HMCS6800 peripherals
  - DMA transfer with no auto-refresh cycle
- Software: object code compatible with the HD6809
- Low power consumption mode (Sleep mode)
   SYNC state of SYNC Instruction
  - -WAIT state of CWAI Instruction
- On chip oscillator
- Wide operation range: f = 0.5 to 3 MHz (Vee = 5 V±10%)


# Type of Products

Type No.	Bua Timing
HD63B09	2.0 MHz
HD63C09	3.0 MHz

# Pin Arrangement




PLCC package available



#### .HITACHI

# **Block Diagram**



# Programming Model

As shown in figure 1, the HD6309 adds three registers to the set available in the HD6800. The added registers are a direct page register, the user stack pointer and a second index register.

#### Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register. It is formed with the A register as the most significant byte.

### Direct Page Register (DP)

The direct page register of the HD6309 serves to enhance the direct addressing mode. The contents of this register appears at the higher address outputs  $(A_8-A_{15})$  during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during processor reset.

#### Index Registers (X, Y)

The index registers are used in indexed mode addressing. The 16-bit address in this register takes

part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. In some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular data. All four pointer registers (X, Y, U, S) may be used as index registers.

## Stack Pointer (U, S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the HD6309 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on the stack. The user stack pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support push and pull instructions. This allows the HD6309 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

Note: The stack pointers of the HD6309 point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.




Figure 1. Programming Model of The Microprocessing Unit

# Program Counter (PC)

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used

like an index register in some situations.

### Condition Code Register (CC)

The condition code register defines the state of the processor at any given time. See figure 2.

# **Condition Code Register Description**

#### Bit 0 (C)

Bit 0 is the carry flag. It is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract-like instructions (CMP, NEG, SUB, SBC). Then, it is the complement of the carry from the binary ALU.

## Bit 1 (V)

Bit 1 is the overflow flag. It is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB minus 1.

#### Bit 2 (Z)

Bit 2 is the zero flag. It is set to one if the result of the previous operation was identically zero.

#### Bit 3 (N)

Bit 3 is the negative flag. It contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to one.

#### Bit 4 (I)

Bit 4 is the IRQ mask bit. The processor will not

recognize interrupts from the  $\overline{IRQ}$  line if this bit is set to one.  $\overline{NMI}$ ,  $\overline{FIRQ}$ ,  $\overline{IRQ}$ ,  $\overline{RES}$ , and SWI all set I to one; SWI2 and SWI3 do not affect I.

# Bit 5 (H)

Bit 5 is the half-carry bit. It is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

#### Bit 6 (F)

Bit 6 is the  $\overline{FIRQ}$  mask bit. The processor will not recognize interrupts from the  $\overline{FIRQ}$  line if this bit is a one.  $\overline{NMI}$ ,  $\overline{FIRQ}$ , SWI, and  $\overline{RES}$  all set F to one.  $\overline{IRQ}$ , SWI2 and SWI3 do not affect F.

# Bit 7 (E)

Bit 7 is the entire flag. Set to one, it indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.




Figure 2. Condition Code Register Format



# Signal Description

#### Power (Vss, Vcc)

Two pins supply power to the part: Vss is ground or 0 volts, while  $V_{CC}$  is  $+5.0~V~\pm10\%$ .

#### Address Bus (A<sub>0</sub> -A<sub>15</sub>)

Sixteen pins output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address FFFF16,  $R/\overline{W}=high$ , and BS=low. This is a "dummy access" or  $\overline{VMA}$  cycle (see figures 25 and 26). All address bus drivers are made high impedance when the bus available output (BA) is high. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 90 pF.

## Data Bus $(D_0 - D_7)$

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 130 pF.

## Read/Write (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus.  $R/\overline{W}$  is made high impedance when BA is high. Refer to figures 25 and 26.

## Reset (RES)

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in figure 3. The reset vectors are fetched from locations FFFE $_{16}$  and FFFF $_{16}$  (table 2) when interrupt acknowledge is true, ( $\overline{BA} \cdot BS = 1$ ). During initial power-on, the reset line should be held low until the clock oscillator is fully operational. See figure 4.

Because the HD6309 reset pin has a Schmitttrigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher

Table 1. Pin Description

pt
able
5

threshold voltage ensures that all peripherals are out of the reset state before the processor.

# Halt (HALT)

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt or bus grant state. While halted, the MPU will not respond to external realtime requests (FIRQ, IRQ) although DMA/BREQ will always be accepted, and NMI or RES will be latched for later response. During the halt state, Q and E continue to run normally. If the MPU is not running (RES), a halted state (BA · BS = 1) can be achieved by pulling HALT low while RES is still low. See figure 5.

## Bus Available, Bus Status (BA, BS)

The BA output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes low, an additional dead cycle will elapse before the MPU acquires the bus.

The BS output signal, when decoded with BA, represents the MPU state.

Interrupt Acknowledge is indicated during both cycles of a hardware vector fetch ( $\overline{RES}$ ,  $\overline{NMI}$ ,  $\overline{FIRQ}$ ,  $\overline{IRQ}$ , SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 2.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt/Bus Grant is true when the HD6309 is in a halt or bus grant condition.

## Non Maskable Interrupt (NMI)

A negative edge on  $\overline{NMI}$  requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than  $\overline{FIRQ}$ ,  $\overline{IRQ}$  or software interrupts. During recognition of an  $\overline{NMI}$ , the entire machine state is saved on the hardware stack. After reset, an  $\overline{NMI}$  will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of  $\overline{NMI}$  low must be at least one E cycle. If the  $\overline{NMI}$  input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle See figure 6.


Table 2. Memory Map for Interrupt Vectors

Memor	y Map for	
Vector	Locations	

		Interrupt Vector
MS	LS	Description
FFFE	FFFF	RES
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	ĪRQ
FFF6	FFF7	FIRQ
FFF4	FFF5	SWI2
FFF2	FFF3	SW13
FFFO	FFF1	Reserved
		<del></del>

Table 3. MPU State Definition

ВА	BS	MPU State
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT or Bus Grant



HD63B09,

HD63C09

Figure 3. RES Timing




Figure 4. Crystal Connections and Oscillator Start Up




Figure 5. HALT and Single Instruction Execution for System Debug




Figure 6. IRQ and NMI Interrupt Timing




Figure 7. FIRQ Interrupt Timing

# Fast Interrupt Request (FIRQ)

A low level on  $\overline{FIRQ}$  input will initiate a fast interrupt sequence provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request ( $\overline{IRQ}$ ). It is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See figure 7.

# Interrupt Request (IRQ)

A low level input on  $\overline{IRQ}$  will initiate an interrupt request sequence provided the mask bit (I) in the CC is clear. Since  $\overline{IRQ}$  stacks the entire machine state it provides a slower response to interrupts than  $\overline{FIRQ}$ .  $\overline{IRQ}$  also has a lower priority than  $\overline{FIRQ}$ . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See figure 6.

Note: NMI, FIRQ, and IRQ requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain low until completion of the current

instruction they may not be recognized. However, NMI is latched and need only remain low for one cycle.

#### XTAL, EXTAL

These two pins are connected with parallel resonant fundamental crystal, AT cut. Alternately, the pin EXTAL may be used as a TTL level input for external timing with XTAL floating. The crystal or external frequency is four times the bus frequency. See figure 4. Proper RF layout techniques should be observed in the layout of printed circuit boards.

Note for Board Design of the Oscillation Circuit: In designing the board, the following notes should be taken when the crystal oscillator is used. See figure 8.

- Crystal oscillator and load capacity Cin, Cout must be placed near the LSI as much as possible. (Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.)
- Pin 38 and 39 signal line should be wired apart from other signal line as much as possible. Don't wire them in parallel with other lines. (Normal oscillation may be disturbed when E or Q signal feeds back to pin 38 and 39.)




Figure 8. Board Design of the Oscillation Circuit



Designs to be Avoided: A signal line or a power source line must not cross or go near the oscillation circuit line as shown in figure 9 to prevent induction from these lines. The resistance between XTAL, EXTAL and other pins should be over  $10~M\Omega$ .

#### E, Q

E is similar to the HD6800 bus timing signal  $\phi_2$ : Q is a quadrature clock signal which leads E. Q has no parallel on the HD6800. Data is latched on the falling edge of E. Timing for E and Q is shown in figure 10.

### Memory Ready (MRDY)

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is high. When MRDY is low, E and Q may be stretched in integral multiples of half (1/2) bus cycles, thus allowing interface to slow memories, as shown in figure 11. The maximum stretch is 5 microseconds.

During nonvalid memory access (VMA cycles) MRDY has no effect on stretching E and Q: this inhibits slowing the processor during "don't care"

bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of  $\overline{HALT}$  and  $\overline{DMA/BREQ}$ ).

MRDY also stretches E and Q during dead cycles.

# DMA Bus Request (DMA/BREQ)

The DMA/BREQ input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in figure 12. Typical uses include DMA and dynamic memory refresh.

Transition of DMA/BREQ should occur during Q. A low level on this pin will stop instruction execution at the end of the current cycle. The MPU will acknowledge DMA/BREQ by setting BA and BS to high level. The HD6309 does not perform the auto-refresh executed in the HD6809. See figure 13.

Typically, the DMA controller will request to use the bus by asserting  $\overline{DMA/BREQ}$  pin low on the leading edge of E. When the MPU replies by setting BA and BS to one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.




Figure 9. Example of Normal Oscillation may be Disturbed

False memory accesses may be prevented during dead cycles by developing a system  $\overline{DMAVMA}$  signal which is low in any cycle when BA has changed.

When BA goes low (a result of  $\overline{DMA/BREQ}$  =

high), another dead cycle will elapse before the MPU accesses memory, to allow transfer of bus mastership without contention.

The DMA/BREQ input should be tied high during reset state.




Figure 10. E/Q Relationship




Figure 11. MRDY Clock Stretching

# **MPU** Operation

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins at  $\overline{RES}$  and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Soft-

ware instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt, HALT or DMA/BREQ can also alter the normal execution of instructions. Figure 14 illustrates the flow chart for the HD6309.




Figure 12. Typical DMA Timing




Figure 13. DMA Timing






Figure 14. Flowchart for HD6309 Instruction

# Addressing Modes

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6309 has the most complete set of addressing modes available on any microcomputer today. For example, the HD6309 has 59 basic instructions, however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6309:

- Implied (includes accumulator)
- Immediate
- Extended
- Extended indirect
- Direct
- Register
- Indexed
  - -Zero-offset
  - -Constant offset
  - -Accumulator offset
  - Auto increment/decrement
- Indexed indirect
- Relative
- Program counter relative

# Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of implied addressing are: ABX, DAA, SWI, ASRA, and CLRB.

#### Immediate Addressing

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6309 uses both 8-and 16-bit immediate values depending on the size of the argument specified by the opcode. Examples of instructions with immediate addressing are:

LDA #\$20 LDX #\$F000 LDY #CAT

Note: # signifies immediate addressing, \$ signifies hexadecimal value.

#### Extended Addressing

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

LDA CAT STX MOUSE LDD \$2000

#### Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

LDA [CAT] LDX [\$FFFE] STU [DOG]

### Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the HD6309 is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

LDA \$30
SETDP \$10 (Assembler directive)
LDB \$1030
LDD <CAT

Note: < is an assembler directive which forces direct addressing.

#### Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TFR X,Y Transfers X into Y
EXG A, B Exchanges A with B
PSHS A, B, X, Y Push Y, X, B, and A onto S
PULU X, Y, D Pull D, X, and Y from U

# Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 15 lists the legal formats for the postbyte. Table 4 gives the assembler form and the number of cycles

and bytes added to the basic values for indexed addressing for each variation.

**Zero-Offset Indexed:** In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

LDD 0, X LDA S




Figure 15. Indexed Addressing Postbyte Register Bit Assignments

# **@HITACHI**

# HD63B09, HD63C09

Constant Offset Indexed: In this mode, a two's -complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:

5-bit (-16 to +15) 8-bit (-128 to+127) 16-bit (-32768 to+32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA 23, X LDX -2, S LDY 300, X LDU CAT, Y

Accumulator Offset Indexed: This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form

Table 4. Indexed Addressing Mode

			Non Indire	ct		Indirect		
Туре		Forms	Assembler Form	Postbyte OP Code		Assembler Form	Postbyte OP Code	++~#
Constant Offset From F		No Offset	,R	1RR00100	00	[,R]	1RR10100	30
(2's Complement Offse	15)	5 Bit Offset	n,R	ORRnnnnn	10	defaults to 8-bi	t	
		8 Bit Offset	n,R	1RR01000	1 1	(n, R)	1RR11000	4 1
		16 Bit Offset	n,R	1RR01001	4 2	[n, R]	1RR11001	7 2
Accumulator Offset Fro		A Register Offset	A,R	1RR00110	10	[A, R]	1RR10110	40
(2's Complement Offset	:5)	B Register Offset	B,R	1RR00101	10	[B, R]	1RR10101	4 0
		D Register Offset	D,R	1RR01011	40	[D, R]	1RR11011	70
Auto Increment/Decrement	t R	Increment By 1	,R+	1RR00000	20	not allowed		
		Increment By 2	,R++	1RR00001	30	[,R ++]	1RR10001	60
		Decrement By 1	, – R	1RR00010	20	not allowed		
		Decrement By 2	, – – R	1RR00011	30	[,R]	1RR10011	60
Constant Offset From P	_	8 Bit Offset	n, PCR	1xx01100	1 1	[n, PCR]	1xx11100	4 1
(2's Complement Offset	(S)	16 Bit Offset	n, PCR	1xx01101	5 2	[n, PCR]	1xx11101	8 2
Extended Indirect		16 Bit Address			,	[n]	10011111	5 2
R = X, Y, U or S RR: x = Don't Care 00= 01= 10= 11=	X Y U							

tand indicate the number of additional cycles and bytes for the particular variation.



the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA	В,	Y
LDX	D,	Y
LEAX	В,	X

Auto Increment/Decrement Indexed: In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc, are scanned from high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8-or 16-bit data to be accessed, selectable by the programmer. The predecrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA	,X +
STD	, <b>Y</b> + +
LDB	, <b>- Y</b>
LDX	S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 
$$0$$
,  $X + + (X initialized to  $0$ )$ 

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

0→temp	calculate	the	EA;	temp	is	a
	holding re	egiste	er			
$X + 2 \rightarrow X$	perform a	utoir	ncrem	ent		
X→(temp)	do store o	pera	tion			

#### Indexed Indirect

All of the indexing modes with the exception of

auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution:

 $A = \times \times (don't care)$ 

\$AA

After Execution:

\$F150

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA	(,X.)
LDD	[10,S]
LDA	(B,Y)
LDD	(X + +)

#### Relative Addressing

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC. Short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2<sup>16</sup>. Some examples of relative addressing are:

CAT DOG	BEQ BGT LBEQ LBGT	CAT DOG RAT RABBIT	(short) (short) (long) (long)
RAT RABBIT	NOP NOP		

#### **Program Counter Relative**

The PC can be used as the pointer register with 8 -or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced rela-

tive to the program counter. Examples are:

LDA CAT, PCR LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR] LDU [DOG, PCR]

### **HD6309 Instruction Set**

The instruction set of the HD6309 is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the instructions and addressing modes are described in detail below:

#### PSHU/PSHS

The push instructions can push onto either the

hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

#### PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed: each bit defines a unique register to push or pull, as shown in figure 16.




Figure 16. Push and Pull Order

#### TFR/EXG

Within the HD6309, any register may be transferred to or exchanged with another of like-size: i. e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of the postbyte define the source register, while bits 0-3 represent the destination register (figure 17). They are denoted as follows:

0000 - D	0101-PC
0001 - X	1000 - A
0010 - Y	1001 - B
0011 – U	1010-CC
0100-S	1011 - DP

Note: All other combinations are undefined and invalid

#### LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in table 5.

The LEA instruction also allows the user to access data in a position independent manner. For example:

LEAX MSG1, PCR LBSR PDATA(Print message routine)

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By

writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autóincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

LEAa ,b+ (any of the 16-bit registers X, Y, U may be substituted and b)	, or S
1. b→temp (calculate the EA)	
2. $b + 1 \rightarrow b$ (modify b, postince	ement)
	· · · · · · · · · · · · · · · · · · ·
3. temp $\rightarrow$ a (load a)	
LEAa,-b	
1. b $-1 \rightarrow \text{temp}$ (calculate EA with	prede-
crement)	•
2. $b - 1 \rightarrow b$ (modify b, predecr	ement)
3. temp $\rightarrow$ a (load a)	

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

#### MUL

Multiplies the unsigned binary numbers in the A




Figure 17. TFR/EXG Format

# Table 5. LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X+10→X	Adds 5-bit constant 10 to X
LEAX 500, X	X+500→X	Adds 16-bit constant 500 to X
LEAY A, Y	Y+A-→Y	Adds 8-bit A accumulator to Y
LEAY D, Y	Y+D→Y	Adds 16-bit D accumulator to Y
LEAU-10, U	U-10→U	Subtracts 10 from U
LEAS-10, S	S-10→S	Used to reserve area on stack
LEAS 10, S	S+10→S	Used to 'clean up' stack
LEAX 5, S	S+5→X	Transfers as well as adds

and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

#### Long And Short Relative Branches

The HD6309 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8-or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

#### SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt

is non-maskable ( $\overline{NMI}$ ) or maskable ( $\overline{FIRQ}$ ,  $\overline{IRQ}$ ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since  $\overline{FIRQ}$  and  $\overline{IRQ}$  are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable ( $\overline{FIRQ}$ ,  $\overline{IRQ}$ ) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next inline instruction. Figure 18 depicts sync timing.

### Software Interrupt

A software interrupt instruction will cause an interrupt, and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6309, and are prioritized in the following order: SWI, SWI2, SWI3.




Figure 18. Sync Timing

#### 16-Bit Operation

The HD6309 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

# Cycle-by-Cycle Operation

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and address ing mode in the HD6309. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart.VMA is an indication of FFFF $_{16}$  on the address bus,  $R/\overline{W} = \mbox{high}$  and BS = low. The following examples illustrate the use of the chart: see figure 19.

Example 1: LBSR (Branch Taken)

Before Execution SP = F000

\$8000 LBSR CAT :

Cycle-by-Cycle Flow

\$A000

Cycle # Address Data R/W Description

CAT

				•
1	8000	17	1	Opcode Fetch
2	8001	1 <b>F</b>	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	<b>FFFF</b>	*	1	VMA Cycle
5	<b>FFFF</b>	*	1	VMA Cycle
6	<b>FFFF</b>	*	1	VMA Cycle
7	<b>FFFF</b>	*	1	VMA Cycle
8	<b>EFFF</b>	03	0	Stack Low Order
				Byte of Return
				Address
9	<b>EFFE</b>	80	0	Stack High Order
				Byte of Return
				Address

#### Example 2: DEC (Extended)

\$8000 DEC \$A000 \$A000 FCB \$80

Cycle-by-Cycle Flow

# Cycle # Address Data R/W Description

Of Cic n	1 Idas Coo	Duta	, .,	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	<b>FFFF</b>	*	1	VMA Cycle
7	A000	7 <b>F</b>	0	Store the Decremented
				Data

\* The data bus has the data at that particular address.




Figure 19. Cycle-by-Cycle Performance




Figure 19. Cycle-by-Cycle Performance (Cont.)




Figure 19. Cycle-by-Cycle Performance (Cont.)





Figure 19. Cycle-by-Cycle Performance (Cont.)



HD63B09,

HD63C09

Figure 19. Cycle-by-Cycle Performance (Cont.)

# Sleep Mode

During the interrupt wait period in the SYNC instruction (the sync state) and in the CWAI instruction (the wait state), MPU operation is halted and goes to the sleep mode. However, the state of I/O pins is the same as that of the HD6809 in this mode.

## **HD6309 Instruction set Tables**

The instructions of the HD6309 have been broken down into five different categories. They are as follows:

- · 8-Bit operation (table 6)
- · 16-Bit operation (table 7)
- · Index register/stack pointer instructions (table 8)
- · Relative branches (long or short) (table 9)
- · Miscellaneous instructions (table 10)

HD6309 instruction set tables and Hexadecimal Values of instructions are shown in table 11 and table 12.

Table 6. 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	AND memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive OR memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2=A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A×B→D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	OR memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 or R2 (R1, R2=A, B, CC, DP)

Note: A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.



# HD63B09, HD63C09

Table 7. 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

Note: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 8. Index Register/Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 9. Branch Instructions

Mnemonic(s)	Operation
	Simple Branches
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	Signed Branches
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
	Unsigned Branches
вні, цвні	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLS	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	Other Branches
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 10. Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

Table 11. HD6309 Instruction Set Table

INSTR	UCTIONS/	AC	IMP CM F	REG	D	REC	ст	E)	XTN	D	IA	/ME	ס	IN	DEX	<b>(</b>	RE	LATI	VE.	DECOR:27:01:	7	6	5	4	3	2	1	Ī
	ORMS	OP	~	*	OP	~	#	ОР	~	#	OP	~	#	OP	~	*	ОP	~(5)	#	DESCRIPTION	E	F	н	ı	N	z	v	t
ABX		3A	3	1	H	$\vdash$	Ė	H		Ė	H	Н	Ť			Ė				B+X→X	-	•	•	•		•		۲,
ADC	ADCA	5.			99	4	2	В9	5	3	89	2	2		4+					(Unsigned) A+M+C→A	•	•	1	•	1	1	1	
	ADCB				D9	4	2	F9	5	3	C9	2	2		4+					B+M+C→B	•	•	1	•	1	1	1	l
ADD	ADDA ADDB			İ	9B DB	4	2	BB FB	5	3	8B CB	2	2		4+			1		A+M→A B+M→B		•	1	•	1 1	1	1	
	ADDD				D3	6	2	F3	7	3	C3	4	3		6+					D+M:M+1→D		•			1	;	1	
AND	ANDA				94	4	2	B4	5	3	84	2	2		4+					A∧M→A	•	•	•	•	ī	1	R	l
	ANDB ANDCC				D4	4	2	F4	5	3	C4 1C	3	2	E4	4+	2+				B △M→B CC △IMM→CC	(-	•	•	<b>●</b> ②-	:	1	R	1
ASL	ASLA	48	2	1																A) ===	•	•	8	•	1	1	1	
	ASLB	58	2	1												1				в   [-[[[[-0	•	•	8	•	1	I	1	1
	ASL			İ	80	6	2	78	7	3	ĺ			68	6+	2+				м јс 67 60	•	•	8	•	1	1	1	
ASR	ASRA	47	2	1																A) Character of	•	•	8	•	1	1	•	
	ASRB	57	2	1												1				B r-fillind	•	•	8	•	1	1	•	
	ASR				07	6	2	77	7	3				67	6+	2+				м) 67 60 С	•	•	8	•	1	I	•	1
всс	всс	١.															24	3	2	Branch C=0	•	•	•	•	•	•	•	
	LBCC			1						1	1			1	1	1	10	5(6)	4	Long Branch	•	•	•	•	•	•	•	Ì
																	24			C=0								
BCS	BCS		i														25	3	2	Branch C=1	•	•	•	•	•	•	•	
	LBCS																10	5(6)	4	Long Branch	•	•	•	•	•	•	•	1
																1	25			C=1			Ì					l
BEQ	BEQ			ļ			ļ										27	3	2	Branch Z=1	•	•	•	•	•	•	•	}
	LBEQ										ļ						10 27	5(6)	4	Long Branch Z≃1	•	•	•	•	•	•	•	1
BGE	BGE																2C	3	2	Branch N⊕V≈0		•	•	•	•	•	•	ļ
	LBGE			l												l		5(6)	4	Long Branch	•	•	•	•	•	•	•	ĺ
															İ		2C			N⊕V=0			ļ		l			l
BGT	BGT									İ							2E	3	2	Branch Z∨(N⊕V)=0	•	•	•	•	•	•	•	l
	LBGT										l					i	10 2E	5(6)	4	Long Branch	•	•	•	•	•	•	•	ĺ
вні	вні	'						Ì			1					]	22	3	2	Z √ (N⊕V) = 0 Branch C √ Z = 0			•	•		•	•	l
J.,,,	LBHI																	5(6)	4	Long Branch	•	•	•	•	•	•	•	l
										ĺ							22	, , ,		C∨Z=0		-			-			İ
внѕ	BHS															١	24	3	2	Branch C=0	•	•	•	•	•	•	•	
	LBHS																	5(6)	4	Long Branch	•	•	•	•	•	•	•	
BIT	BITA				95	4	2	85	5	3	85	2	2	A5	4+	2+	24			C=0 Bit Test A (M∧A)		•	•	•	1	1	R	
	BITB	ł			D5	4	2	F5	5	3	C5	2	2		4+					Bit Test B (M∧B)	•	•	•	•	ī	1	R	
BLE	BLE																2F	3	2	Branch Z∨(N⊕V)=1	•	•	•	•	•	•	•	
	LBLE	l						ļ				ļ			ļ		١,	5(6)	4	Long Branch	•	•	•	•		•	•	
BLO	BLO														İ		2F 25	3	2	Z∨(N⊕V)=1 Branch C=1			_					
BLO	LBLO																	5(6)		Long Branch			•	-		•	•	ļ
		l															25			C=1	-	•		-		-	1	-
BLS	BLS																23	3	2	Branch C√Z=1	•	•	•	•	•	•	•	
	LBLS			ĺ													10 23	5(6)	4	Long Branch C√Z=1	•	•	•	•	•	•	•	
BLT	BLT	1			} '			]							Ì		2D	3	2	Branch N⊕V=1	•	•	•	•	•	•	•	
	LBLT																10	5(6)		Long Branch	•	•	•	•	•	•	•	
																	2D			N⊕V=1		ĺ	l					
	BMI	1	1	1	1	1	1	}			1	1	1		1		2B			Branch N=1	•	•	•	•	•	•	•	
ВМІ		1		1	!		1	1														-	_					
ВМІ	LBMI																10 2B	5(6)	4	Long Branch N=1	•	•	•	•	•	•	•	

(Continued)

11401111	UCTIONS/	AC	IMP CM F	REG	L□	IRE	CT	E.	XTN	D.	1	MME	D	IN	IDE)	X(I)	R	LATI	VE	DESCRIPTION	7	6	5	4	3	2	1	Ľ
	RMS	OP	$\overline{}$		OP	~		OP	~		OP	~		OP	~	1	OP	~5	*	DESCRIPTION	E	F	н	Īī	N	z	v	1
BNE	BNE	†		1	T		1		_		✝╌			✝	Ι-	$\vdash$	26	3	2	Branch Z=0	•	•	•	•	•	•	•	1
	LBNE	[	1	1		(			1	1	İ	ĺ	(		ł	ĺ	1	5(6)	4	Long Branch	•	•	•	•	•	•	•	1
		1	l	Į.		ļ	ļ	}			Į	1			ļ		26			Z=0	1							
BPL	BPL		İ	1		ì		ļ		1	İ						2A	3	2	Branch N=0	•	•	•		•	•	•	1
	LBPL	ĺ		(	İ	(	1		1	ĺ			l	1			1	5(6)	4	Long Branch	•	•	•	•	•	•	•	1
		1	1	l						Ì		ļ	)	)	ļ		2A			N=0	1_		_				_	
BRA	BRA	ļ				ļ		1			ļ	i					20	3	3	Branch Always				•				ľ
BRN	LBRA BRN	1	(	ĺ	1	ĺ	ĺ	'	ł		1		ì	1	1	1	16	3	2	Long Branch Always Branch Never								ł
DNI	LBRN	ļ	]				}	) .	ļ	ļ	)						10	5	4	Long Branch Never								Π.
	251111	1		Į				'	i						Ì		21	١	ľ	Long Branch Hotol		_	ľ	-	•		-	1
		1	ł	1	l	-		} ;		ł	1		ŀ	1	ļ		-					ļ	1	ļ	j	}		
		ļ	}	ļ						ļ			l						ĺ			İ		İ				
		1		ŀ			ĺ				ĺ	[	ĺ	1		1	ĺ				1			1	1			1
				}	1			1		ł	1	1	Į			1						j						
BSR	BSR	]	ļ		-	Ì					ļ			İ		1	8D	7	2	Branch to	•	•	•	•	•	•	•	1
				1			ĺ	[	1	1	1	ĺ	1	1	l	ĺ	(			Subroutine			_	_				1
	LBSR	1	1	l	ł	1	ļ		,	ļ		ļ			ļ	1	17	9	3	Long Branch to	•	•	•	•	•	•	•	ľ
BVC	BVC	-		ĺ					Ì								28	3	2	Subroutine Branch V=0							_	١.
BVC	LBVC		[	(	ĺ	ĺ	1			(			Ì		1	1	1	5(6)		Long Branch				•				
	LDVC		į	l	1		Į	١.	,						ļ	ļ	28	5(0)	7	V=0		•	•	_	•	•	1	1
BVS	BVS	ļ		Ì							ł					1	29	3	2	Branch V=1							•	Ì.
	LBVS	Ì	(	1	Ì		1			l	ļ							5(6)		Long Branch		•	•	•	•	•	•	١,
			ļ	ļ			ļ				1			İ		1	29		l	V=1	-	1	1	-	-	-	1	
CLR	CLRA	4F	2	1									ĺ		1		ĺ			O→A	•	•	•	•	R	s	R	1
	CLRB	5F	2	1	ł	1	1			}	l		}		1	1	1			0→B	•	•	•	•	R	s	R	1
	CLR			Ì	OF	6	2	7F	7	3				6F	6+	2+			ĺ	0→M	•	•	•	•	R	s	R	
CMP	CMPA			ĺ	91	4	2	B1	5	3	81	2	2	i	4+		ł			Compare M from A	•	•	8	•	1	1	1	
	CMPB	1	l	}	D1	4	2	F1	5	3	C1	2	2	1	ı	2+	ļ			Compare M from B	•	•	8	•	1	1	1	- 1
	CMPD	'			10	7	3	10	8	4	10	5	4		7+	3+			İ	Compare M : M+1	•	•	•	•	1	1	1	
					93	l _ '		В3		١.	83	_	١.	A3	L	L				from D	1_	_		_		Ì	Į.	
	CMPS				11	7	3	11	8	4	11	5	4	1	7+	3+			İ	Compare M : M+1	•	•	•	•	1	I	1	
	CMPU				9C	7	3	BCI 11	8	4	8C	5	4	AC	١.	3+	ĺ			from S Compare M : M+1		_			,	١.	1	1
	CMFU			ŀ	93	′	٦	В3	•	*	83	3	-	A3	"	3+				from U	•	•	•	•	١,	1	ļ ¹	
	CMPX	}			9C	6	2	BC.	7	3	8C	4	3		6.±	2+				Compare M : M+1		_			1	1	ı	-
	CIVIII			ĺ	30		•	00	[ 1	[ ]	00	7	-	~~		-	ĺ			from X		•			١.	١.	١.	İ
	CMPY	1	l		10	7	3	10	8	4	10	5	4	10	7+	3+				Compare M : M+1	•	•	•	•	1	1	1	1
			Ì		9C		-	ВС			8C			AC					İ	from Y		Ĭ					( )	
СОМ	COMA	43	2	1	1	ĺ	ĺ	1		ĺ		Ì		1	Ì	l				Ā→A	•	•	•	•	1	1	R	
	COMB	53	2	1	ļ	l .				1		}	]	ļ	1	]				B→B	•	•	•	•	1	1	R	
	COM		Ì		03	6	2	73	7	3	İ	ļ		63	6+	2+	1		İ	M→M	•	•	•		1	1	R	
CWAI					ĺ	,	ł			ì	3C	≥20	2			l	ł			CC∕IMM→CC :	s	(	┼	┼	Ø	┼-	-	+:
					•	Į,	}			}		ļ	j	ļ		İ				Wait for Interrupt			1			ļ		
DAA	DECA	19	2	1		i '				Į	1	l		Ì	ļ	1				Decimal Adjust A	•	•	•		1	1	8	
DEC	DECA DECB	4A 5A	2	1	1	ł	}			l	1	Ì	1	-	1	1	}			A-1-A B-1-B				•	1	I	1	
	DEC	54	_	'	OA	6	2	7A	7	3		ļ		8.4	دها	2+				в–1→в М–1→М					1	1	1 1	- }
EOR	EORA				98	1	2	B8	5	3	88	2	2	1		2+	ĺ	ĺ		A⊕M→A					1	1	R	J
	EORB			}	D8		2	F8	5	3	C8	2	2	1	4+	1	1			B⊕M→B					;	1	R	
EXG	R1, R2	1E	8	2	-	-	-			٦	١	-	-	-	l''	Γ.				R1 → R2②	(-	_	Ļ	100	Ľ	Ť.	Ľ	1
INC	INCA	4C	2	1		ĺ	ĺ					ĺ	ľ				1			A+1→A		•		•	1	1	1	-
	INCB	5C	2	1	1	ļ.,		] ]			1	}	]		1		1			B+1→B		•	•	•	;	i	i	1
	INC				ос	6	2	7C	7	3		l	1	6C	6+	2+				M+1→M	•	•	•	•	1	ı	1	J
JMP			ĺ	1	0E	3	2	7E	4	3		1	ł		3+		1			EA3 →PC	•	•	•	•	•	•		- 1
JSR		1	l	Į.	9D	7	2	BO	8	3	1	1	1	AD	17+	2+		1		Jump to Subroutine		•						.

(Continued)

TURNS		RUCTIONS/	AC	CM	REG	D	IREC	т	E	KTN	D	IN	ME	D	IN	(DE)	<b>(</b>	L	ELATI		DESCRIPTION	7	6	5	4	3	2	1	L
LDB LDD LDS LDB LDD LDS LDD LDS LDD LDS LDS LDD LDS LDS	F	ORMS	OP	~	1	OP	~	#	OP	~		OP	~		OP	_~		OP	~®	#	DEGOTHE HOW	E	F	Н	ı	N	z	v	ĺ
LDD LDS LDS LDS LDS LDS LDS LDS LDS LDS	LD	LDA				96	4	2	В6	5	3	86	2	2	A6	4+	2+				M→A	•	•	•	•	1	1	R	Ì
LDS LDU LDU LDU LDU LDV Set 5 2 Fe 6 3 Ce 3 3 Ee 6+ 2+ LDU LDV Set 5 2 Be 6 3 Re 3 3 AE 6+ 2+ LDV Set 5 2 Be 6 3 Re 3 3 AE 6+ 2+ Set 6 3 Re 3 3 AE 6+ 2+ Set 7 A SE 8  LEAU LEAV LEAV LEAV LEAV LEAV LEAV LEAV LEAV		LDB		ĺ		D6	4	2	F6	5	3	C6	2	2	E6	4+	2+	1			M→B	•	•	•	•	1	1	R	l
LDU LDX LDX LDX LDX LDX LDX LDX LDX LDX LDX		LDD				DC	5	2	FC	6	3	cc	3	3	EC	5+	2+	l			M:M+1→D	•	•	•	•	1	I	R	ļ
LUX LDY LDX LDY Set 5 2 FE 6 3 CE 3 3 EE 6 - 2+ M. M+1-U		LDS	1			10	6	3	10	7	4	10	4	4	10	6+	3+				M : M+1→S	•	•	•	•	1	1	R	İ
LLX LDY LDY LDY LDX LDY LDX LDY LDX LDY LDX LDY LDX LDY LDX LDX LDX LDX LDX LDX LDX LDX LDX LDX					1	DE			FE			CE			EE							1							l
LDY A LEAS LEAU LEAU LEAV LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY  LEAU LEAY  LEAU LEAY LEAY  LEAU LEAY  LEAU LEAY  LEAU LEAY LEAY  LEAU LEAY LEAY  LEAU LEAY LEAU LEAY  LEAU LEAY  LEAU LEAY LEAU LEAY  LEAU LEAY LEAU LEAY  LEAU LEAY LEAU LEAY LEAU LEAY LEAU LEAU LEAY LEAU LEAU LEAU LEAU LEAU LEAU LEAU LEAU		FDU	1			DE	5	2	FE	6	3	CE	3	3	EE	5+	2+	ĺ			M : M+1→U	•	•	•	•	1	I	R	ı
A LEAS LEAU LEAX LEAX LEAX LEAX LEAX LEAX LEAX LEAX		LDX		l		9E	5	2	BE	6	3	8E	3	3	AE	5+	2+				M:M+1→X	•	•	•	•	I	Ī	R	ļ
LEAS LEAU LEAY LEAY LEAY LEAY LEAY LEAY LEAY LEAY		LDY				10	6	3	10	7	4	10	4	4	10	6+	3+	ļ			M: M+1→Y	•	•	•	•	1	ī	R	ļ
LEAU LEAX LEAY  LEAY  LEAY  LEAY  LEAY  LEAS  LEAY  LEAY  LEAS  LEAY  LEAS  LEAY  LEAS  LE						9E			BE			8E		İ	AE	-			l				!		l				l
LEAX LEAY  L	LEA	LEAS												ļ	32	4+	2+				EA③→S	•	•	•	•	•	•	•	ľ
LEAY  L LSLA		LEAU	1		1	1	1						1					1		ı	_	•	•	•	•	•	•	•	١
L LSLA 48 2 1 1 08 6 2 78 7 3 68 6 + 2+		LEAX			İ									l	1	1	1				EA③→X	•	•	•	•	•	ī	•	Į
LSLB 58 2 1 06 6 2 78 7 3		LEAY	Į												31	4+	2+				EA③-→Y-	•	•	•	•	•	1	•	l
LSLB 58 2 1 06 6 2 78 7 3							İ							l	İ											Į			l
LSL  R LSRA 44 2 1	LSL		1		1	ì	1								Ì		]				A) n <del>firmin</del> .	_	•	_	_				l
R LSRA 44 2 1 1			58	2	1			ļ													= <del></del>	•	•	•	•	ĺ			ĺ
LSRB 54 2 1		LSL				08	6	2	78	7	3			l	68	6+	2+				M ) C B/ BO	•	•	•	•	I	1	1	
LSRB 54 2 1							l			ı				l			1					-	-	_	_		,	_	
LSR    January	LSR		1		1		1										1					•	1	•	_			_	1
A			54	2	1			_	١,,	_	_						3.					•			_			_	
G NEGA 40 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 NEGB 50 NEGB 50 2 NEGB 50 2 NEGB 50 NEGB 50 2 NEGB 50 NEG		LSR				04	6	2	<b>′</b> 4	′	ا ا			ŀ	54	0+	Z+				Maj by boc	•	•	•	•	H	1	•	ŀ
G NEGA 40 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 1 NEGB 50 2 NEGB 50 NEGB 50 2 NEGB 50 2 NEGB 50 NEGB 50 2 NEGB 50 NEG	MUL		20	[,.	١.		1	1			1		1	1		1	1				AVB .D	-	_				,	_	1
Secondary   Sec	MUL		30	''	1'	1										1		1				_	•	•	•	•	1	•	1
NEG	NEC	NECA	1.0	١,	١.												1				_					١.	١,	١,	l
NEG	NEG		3	ı										i				1			ļ .				_				I
ORA   ORA			50	2	1'	00	_	2	70	7	,	1	1	1	60	6.	2.			ĺ	i			l	I -				Ì
ORA ORB ORB ORCC H PSHS 34 5+® 2 PSHU 36 5+® 2 PULU 37 5+® 2 PULU 37 5+® 2  ROLA ROLA ROLB SS 2 1 ROLB SS 2 1 ROLB SS 3 82 2 2 82 4+2+ RORB RORB SS 2 1 ROLB SS 3 84 2 2 2 82 4+2+ RORB RORB SS 2 1 ROLB SS 3 84 2 2 2 82 4+2+ RORB SS 3 5 1  SS 3 5 1  SS 3 6 7 7 3 8 8 2 2 2 82 4+2+ RORB SS 3 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	NOP	NEG	12	,	١,	100	"	_	/	′	3		İ		00	10 T	2 +							1	-				l
ORB ORCC H PSHS 34 5+⊕ 2 PSHU 36 5+⊕ 2 PULU 37 5+⊕ 2 PULU	OR	ORA	12	1	1 '	QΔ	4	2	ВΔ	5	2	RΔ	,	2	4	4+	2+				1			_	_	-	_	_	П
ORCC H PSHS 34 5+8 2 PSHU 36 5+8 2 PULU 37 5+8 2 PULU Registers From U Stack Pull Reg	011					1	ı		1 1						1	1					I .		1	1	-				F
H PSHS 34 5+8 2 PSHU 36 5+8 2  L PULS 35 5+8 2 PULU 37 5+8 2  PULU 37 5+8 2  ROLA A9 2 1 ROLB 59 2 1 ROR RORB 56 2 1 ROR RORB					1	-	-	-	,,,,	Ĭ	ľ	1 3			-/`	Γ.					1	7.	Ľ	Ľ	1	Ŀ	Ŀ		1
PSHU 36 5+8 2  L PULS 35 5+8 2  PULU 37 5+8 2  PULU Registers  From U Stack  Pull Registers  From U Stack  Pul	PSH		34	5+0	2							1	ľ	-									•	•	1	•	•	•	l
U Stack Pull Registers from S Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack A B C B C B C B C B C B C B C B C B C B			-		1	i								ļ		İ						1	-	-	_	_		_	l
U Stack Pull Registers from S Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack Pull Registers from U Stack A B C B C B C B C B C B C B C B C B C B		PSHU	36	5+@	2			1						1				ŀ		ı	Push Registers on	•	•	•	•	•	•	•	l
PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU 37 5+8 2 PULU Registers from S Stack Pull Registers from U Stack  A B PULU Registers from U Stack  A B PULU Registers from U Stack  A B PULU Registers from U Stack  A B PULU Registers from U Stack  A B PULU Registers from U Stack  A B PULU Registers from U Stack  A B PULU Registers from U Stack  A B PULU Registers from U Stack  A B PULU Registers from U Stack  A B PULU Registers from U Stack  A B A B A B B A B B B B B B B B B B B				`			ı		i l						1														1
FULU 37 5+8 2   From S Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   Full Registers   From U Stack   From U Stack   Full Registers   From U Stack	PUL	PULS	35	5+@	2		l								ļ	1		1				(-	ļ	├-	100-	ļ		_	ļ
From U Stack  A SBCB X 1D 2 1											ĺ			l		1					· ·								
A B C B C B C A S B C B C X S B C B C X S B C B C X S B C B C X S B C B C X S B C B C X S B C B C X S B C B C X S B C B C X S B C B X S		PULU	37	5+0	2	1	1				\		ŀ	1		1	ì		1		Pull Registers	10		₩	100-	-	-	-	ł
ROLB   59   2   1   09   6   2   79   7   3     69   6+ 2+       B   C   D   D   O   O   I   I   I   I   I   I   I   I															1						from U Stack								1
ROLB   59   2   1   09   6   2   79   7   3   69   6+ 2+												.			1		1												l
ROL ROL ROL ROL ROL ROL ROL ROL ROL ROL	ROL		1	ı	1			l						l	l	1		1			A) Inmum	•	•	•	•	1			ļ
R RORA 46 2 1 RORB 56 2 1 O6 6 2 76 7 3 86 6+2+ Return from Interrupt Return from Subroutine A-M-C-A B-M-C-B SECB X 1D 2 1 1			59	2	1										1								•		_	ı			1
RORB   56   2   1   06   6   2   76   7   3     66   6 + 2 +     B   C   D   D   D   D   D   D   D   D   D		ROL	1			09	6	2	79	7	3	1			69	6+	2+				MJ C b7 b0	•	•	•	•	1	:	I	l
RORB   56   2   1   06   6   2   76   7   3     66   6 + 2 +     B   C   D   D   D   D   D   D   D   D   D						1		1				-										-		_	_			_	
ROR    O6   6   2   76   7   3	ROR				1	1		1					}	1	1	1	}	1				•	•	1	1				1
Return from   Interrupt   Return from   Subroutine   Name of the control of the			56	2	1		_	_		_	_ ا										1. 1 0 000000	_	1 -		1 -	ı		_	
S 39 5 1		ROR	1			06	6	2	/6	7	3	ĺ			66	6+	2+				MT C 67 60	•	•	•	•	1	1	•	
S 39 5 1	O.T.I		20								1				1						Patura from	Ι,			(A)			L	
S   39   5   1   92   4   2   B2   5   3   82   2   2   4   2 + 2   8   2   4   2 + 2   8   2   4   2   8   2   4   2   8   2   4   2   8   2   4   2   8   2   4   4	RTI		38	6/1	1	1	1			ì	1		1	ĺ		1			'		1	1.		T	10				T
C SBCA SBCB 1D 2 1 92 4 2 B2 5 3 82 2 2 A2 4 + 2+ Subroutine A - M - C - A B - M - C - B Sign Extend B into A B B - M - C - B Sign Extend B	DTC		20	_								1			1														I
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RTS		39	٥	'								Ì		1	1			;		1	_	_	•		•	_	•	
SBCB X	CBC	CB C 4	1		1	00		1	   Da	F	2	00	_	1	1.	بيا	١, .						_ ا			١,	١,	,	į
X 1D 2 1 Sign Extend B into A β Bのピット7 = 1 FF→A	SBC			ĺ	1														'				_		1				İ
10 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	CEV	PRCB		_		102	4	2	F2	5	3	CZ	2	4	=2	4+	-+	1					_		1 -				1
	SEX		סו	2	1,	1						1	Ì		1	1					-	•	_	•		1	1	•	1
						1	1	l				1	l									-							1
									1					1							- 50/C 7 F7 = 0 0 4A								-
					İ													-						i					
			1					L	1			1		<u></u>	L		_				l	_					L	L.,	1

(Continued)

INSTRI	ICTIONS/	AC	IMP CM R	EG	DI	IREC	T	E	XTN	Ð	1 IN	MME	D	IN	DE>	<b>①</b>	RE	LATI	VE.		7	6	5	4	3	2	1	0
	RMS	OP	~		OP	~	#	OP	~	*	OP	~	*	OP	~	#	OP	~3	ŧ	DESCRIPTION	E	F	н	T	N	z	v	С
ST	STA				97	4	2	В7	5	3				A7	4+	2+				A→M	•	•	•	•	1	ī	R	•
	STB				07	4	2	F7	5	3	ļ	t		E7	4+	2+	Į	1		В→М	•	•	•	•	1	1	R	
	STD	:			DO	5	2	FD	6	3	İ	Ì		ED	5+	2+				D→M: M+1	•	•	•	•	1	1	R	
	STS		'		10	6	3	10	7	4				10	6+	3+		Ì.		S→M: M+1	•	•	•	•	1	1	R	
					DF			FF			[	ĺ		EF	ĺ	1	ĺ				1	ĺ				l		1
	STU		'		DF	5	2	FF	6	3		1	1	EF	5+	2+		ì		UM : M+1	•	•	•	•	1	1	R	
	STX				9F	5	2	BF	6	3	l	1		AF	5+	2+				X→M: M+1	•	•	•	•	1	1	R	
	STY		, '		10	6	3	10	7	4		1		10	6+	3+		i		Y→M:M+1	•	•	•	•	1	1	R	
					9F			BF						AF	l													
SUB SWI	SUBA SUBB SUBD SWI® SW12®	3F 10 3F	1 <b>9</b> 20		90 D0 93	4 4 6	2 2 2	B0 F0 B3	5 5 7	3 3	80 C0 83	2	2 2 3	ΕO	4+ 4+ 6+	2+				A-M→A B-M→B D-M:M+1→D Software interrupt 1 Software interrupt 2	• • s s	• • • • •	8 •	• • • • •	1 1 1	1 1 0	1 1 •	1 1
	SW13@		20	2											ļ					Software interrupt 3	s							l۵
	34130	3F	20	_		1				1	ļ				1			Ι.		Software interrupt 3	٦	_	_	_	•	_	┖	-
SYNC			≥4	1																Synchronize to interrupt	•	•	•	•	•	•	•	•
TFR	R1,R2	1F	6	2	١.	ı												!		R1→R2②	(-	├—	├	100-	-	⊢	-	+)
TST	TSTA	4D	2	1											1					Test A	•	•	•	•	1	1	R	
	TSTB	5D	2	1		ì	1	1	1	l		1	1	l	1	1	ł			Test B	•	•	•	•	ı	ļ i	R	
	TST	1	l		OD	6	2	70	7	3		1		60	6+	2+				Test M	1				l i	1	R	

## (NOTES)

- This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers. The 8 bit registers are: A, B, CC, DP
  The 16 bit registers are: X, Y, U, S, D, PC

- The birt legisles are. X, Y, O, S, D, PC

  EA is the effective address.

  The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.

  5(6) means: 5 cycles if branch not taken, 6 cycles if taken.
- SWI sets 1 and F bits. SW12 and SW13 do not affect I and F.
- Conditions Codes set as a direct result of the instruction.
- Value of half-carry flag is undefined. Special Case-Carry set if b7 is SET
- Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

#### LEGEND:

- Operation Code (Hexadecimal) Number of MPU Cycles
- Number of Program Bytes
- Arithmetic Plus
- Arithmetic Minus
- Multiply Complement of M  $\frac{\times}{M}$
- Transfer Into
- $\stackrel{
  ightarrow}{H}$
- Half-carry (from bit 3) Negative (sign bit)

- - Zero (byte) Overflow, 2's complement
- Carry from bit 7
- Test and set if true, cleared otherwise
  - Not Affected
- Condition Code Register
  - Concatenation Logical or
- Logical and
- Logical Exclusive or



Table 12. Hexadecimal Values of Machine Codes

00 01 02 03 04 05	NEG *	Direct								1				
02 03 04	*		6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
03 04		<b>*</b>			31	LEAY	•	4+	2+	61	*	<b>+</b>		
04	*	1			32	LEAS	. ♦	4+	2+	62	*	•		
	COM	1	6	2	33	LEAU	Indexed	4+	2+	63	COM		6+	2+
05	LSR	1	6	2	34	PSHS	Implied	5+	2	64	LSR		6+	2+
	*				35	PULS	<b>A</b>	5+	2	65	*			
06	ROR		6	2	36	PSHU		5+	2	66	ROR		6+	2+
07	ASR	l	6	2	37	PULU	l	5+	2	67	ASR	1	6+	2+
80	ASL, LSL	ł	6	2	38	*	- 1			68	ASL, LSL	İ	6+	2+
09	ROL		6	2	39	RTS	1	5	1	69	ROL	1	6+	2+
0A	DEC		6	2	зА	ABX	į.	3	1	6A	DEC		6+	2+
ОВ	*				3B	RTI	Implied	6, 15	1	6B	*			
OC.	INC	1	6	2	3C	CWAI	Immed	≥20		6C	INC		6+	2+
OD	TST	ł	6	2	3D	MUL	Implied	11	1	6D	TST		6+	2+
0E	JMP	1	3	2	3E	*			•	6E	JMP	1	3+	2+
OF	CLR	▼ Direct	6	2	3F	SWI	Implied	19	1	6F	CLR	Indexed	6+	2+
•	02.1	<b>2</b> 00.	-	_						•				
10	See	-	-	-	40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11	Next Page	-	-	-	41	*	<b>*</b>			71	*	<b>+</b>		
12	NOP	Implied	2	1	42	*	- }			72	*	1		
13	SYNC	Implied	≥4	1	43	COMA		2	1	73	COM	1	7	3
14	*				44	LSRA		2	1	74	LSR	1	7	3
15	*				45	*	į			75	*	Ì		
16	LBRA	Relative	5	3	46	RORA	į	2	1	76	ROR		7	3
17	LBSR	Relative	9	3	47	ASRA	[	2	1	77	ASR		7	3
18	*				48	ASLA, LSLA	-	2	1	78	ASL, LSL		7	3
19	DAA	Implied	2	1	49	ROLA	1	2	1	79	ROL		7	3
1 A	ORCC	Immed	3	2	4A	DECA	ì	2	1	7A	DEC	Ì	7	3
1 B	*				48	*				7B	*	1		
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC	1	7	3
1D	SEX	Implied	2	1	4D	TSTA		2	1	7D	TST		7	3
1 E	EXG	į	8	2	4E	*	. ↓			7E	JMP		4	3
1 F	TFR	Implied	6	2	4F	CLRA	Implied	2	1	7F	CLR	Extended	7	3
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
		nelauve ▲					Implied	2	'	81		A A	2	2
21	BRN	Ť	3	2	51	*	Ť			1	CMPA	Ť	2	
22	BHI	İ	3	2	52	*		_		82	SBCA	1		2
23	BLS		3	2	53	COMB	1	2	1	83	SUBD	ľ	4	3
24	BHS, BCC		3	2	54	LSRB	1	2	1	84	ANDA		2	2
25	BLO, BCS		3	2	55	*		_		85	BITA		2	2
26	BNE		3	2	56	RORB		2	1	86	LDA		2	2
27	BEQ		3	2	57	ASRB		2	1	87	*	1	_	_
28	BVC		3	2	58	ASLB, LSLB		2	1	88	EORA	ĺ	2	2
29	BVS		3	2	59	ROLB		2	1	89	ADCA	1	2	2
2A	BPL		3	2	5A	DECB		2	1	8A	ORA	1	2	2
2B	ВМІ		3	2	5B	*				8B	ADDA	<b>*</b>	2	2
2C	BGE		3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3
2D	BLT		3	2	5D	TSTB	1	2	1	8D	BSR	Relative	7	2
2E	BGT	<b>\psi</b>	3	2	5E	*				8E	LDX	Immed	3	3
2F	BLE	Relative	3	2	5F	CLRB	Implied	2	1	8F	*			

Legend:  $\sim$  Number of MPU cycles (less possible push pull or indexed-mode cycles)

<sup>#</sup> Number of program bytes

<sup>\*</sup> Denotes unused opcode

Table 12. Hexadecimal Values of Machine Codes (Cont.)

OP	Mnem	Mode	~		OP	Mnem	Mode	~	*	ОР	Mnem	Mode	~	,
90	SUBA	Direct	4	2	C6	LDB	Immed	2	2	FC	LDD	Extended	6	3
91	CMPA	•	4	2	C7	*	<b>•</b>			FD	STD	<b>*</b>	6	3
92	SBCA		4	2	C8	EORB	ļ	2	2	FE	LDU	•	6	3
93	SUBD		6	2	C9	ADCB	i	2	2	FF	STU	Extended	6	3
94	ANDA	1	4	2	CA	ORB	}	2	2	ļ				
95	BITA		4	2	СВ	ADDB	1	2	2					
96	LDA		4	2	cc	LDD	•	3	3	2 By	tes Opcode			
197	STA	Į	4	2	CD	*	<b>.</b>			]	-			
98	EORA		4	2	CE	LDU	Immed	3	3	1021	LBRN	Relative	5	4
99	ADCA		4	2	CF	*				1022	LBHI	4	5(6)	4
9A	ORA	1	4	2							LBLS		5(6)	4
9B	ADDA	İ	4	2	DO	SUBB	Direct	4	2	l	LBHS, LBCC	ĺ	5(6)	4
9C	CMPX		6	2	D1	CMPB	Ž.	4	2	1	LBCS, LBLO		5(6)	4
9D	JSR	ļ	7	2	D2	SBCB	T	4	2		LBNE		5(6)	4
9E	LDX	1	5	2	D3	ADDD	1	6	2	1	LBEQ	İ	5(6)	4
9F	STX	<b>V</b> Direct	5	2	D4	ANDB		4	2		LBVC		5(6)	4
91	317	Direct	J	2	D5	BITB		4	2		LBVS		5(6)	4
	CHO A	Indexed	4.	2+	1		1	4	2	1		1		
AO	SUBA	indexed A	4+		D6	LDB					LBPL		5(6)	4
A1	CMPA	Ť	4+	2+	D7	STB	Ĭ	4	2		LBMI		5(6)	•
A2	SBCA		4+	2+	D8	EORB		4	2	1	LBGE	- 1	5(6)	4
А3	SUBD		6+	2+	D9	ADCB	1	4	2	102D			5(6)	4
Α4	ANDA		4+	2+	DA	ORB	Ĭ	4	2	i	LBGT	•	5(6)	4
A5	BITA	ŀ	4+	2+	DB	ADDB		4	2	1	LBLE	Relative	5(6)	4
Α6	LDA		4+	2+	DC	LDD	1	5	2		SW12	Implied	20	2
Α7	STA		4+	2+	DD	STD	1	5	2		CMPD	Immed	5	4
A8	EORA	i	4+	2+	DE	LDU	<b>*</b>	5	2	108C	CMPY	<b>\$</b>	5	4
Α9	ADCA		4+	2+	DF	STU	Direct	5	2	108E	LDY	Immed	4	4
AA	ORA		4+	2+	!					1093	CMPD	Direct	7	3
AB	ADDA		4+	2+	EO	SUBB	Indexed	4+	2+	109C	CMPY	•	7	3
AC	CMPX		6+	2+	E1	CMPB	<b>A</b>	4+	2+	109E	LDY	•	6	3
AD	JSR		7+	2+	E2	SBCB		4+	2+	109F	STY	Direct	6	3
AE	LDX	<b>+</b>	5+	2+	E3	ADDD	1	6+	2+	10A3	CMPD	Indexed	7+	3+
AF	STX	Indexed	5+	2+	E4	ANDB		4+	2+	10AC	CMPY	<b>A</b>	7+	3+
					E5	BITB		4+	2+	10AE	LDY	. ↓	6+	3+
во	SUBA	Extended	5	3	E6	LDB	Į.	4+	2+	10AF	STY	Indexed	6+	3+
В1	CMPA	<b>A</b>	5	3	E7	STB		4+	2+	1	CMPD	Extended	8	4
B2	SBCA		5	3	E8	EORB		4+	2+		CMPY	<b>A</b>	8	4
В3	SUBD		7	3	E9	ADCB	)	4+	2+	10BE		Ţ	7	4
B4	ANDA		5	3	EA	ORB		4+	2+	10BF		Extended	7	4
B5	BITA		5	3	EB	ADDB		4+	2+	10CE		Immed	4	4
B6	LDA	1	5	3	EC	LDD	j	5+	2+	10DE		Direct	6	3
B7	STA		5	3	ED			5+	2+	10DF			6	3
			5	3	1	STD	1		2+		-	Direct	6+	3 3+
B8	EORA	1		3	EE	LDU	▼ Indeserat	5+ 5+		10EE		Indexed	6+	
B9	ADCA		5		EF	STU	Indexed	5+	2+	10EF		Indexed		3+
BA	ORA		5	3		01100		-		10FE		Extended	7	4
BB	ADDA	J	5	3	FO	SUBB	Extended	5	3	10FF		Extended	7	4
BC	CMPX		7	3	F1	СМРВ	<b>†</b>	5	3		SWI3	Implied	20	2
BD	JSR		8	3	F2	SBCB		5	3		CMPU	Immed	5	4
BE	LDX	*	6	3	F3	ADDD		7	3		CMPS	Immed	5	4
BF	STX	Extended	6	3	F4	ANDB	1	5	3	_	CMPU	Direct	7	3
					F5	BITB		5	3	119C	CMPS	Direct	7	3
CO	SUBB	Immed	2	2	F6	LDB	l	5	3	11A3	CMPU	Indexed	7+	3+
C1	СМРВ	<b>*</b>	2	2	F7	STB	1	5	3	11AC	CMPS	Indexed	7+	3+
C2	SBCB		2	2	F8	EORB		5	3	11B3	CMPU	Extended	8	4
СЗ	ADDD		4	3	F9	ADCB		5	3	11BC	CMPS	Extended	8	4
C4	ANDB	1	2	2	FA	ORB	Ţ	5	3					
C5	BITB	lmmed	2	2	FB	ADDB	Extended	5	3					
					1	<del>-</del>		-	-	L				

Note: All unused opcodes are both undefined and illegal.

## Note for Use

# Compatibility with NMOS MPU (HD6809)

The difference between HD6309 (CMOS) and HD6809 (NMOS) is shown in table 13.

# **Execution Sequence of CLR Instruction**

Cycle-by-cycle flow of CLR instruction (direct, extended, indexed addressing mode) is shown below. In this sequence the contents of the memory location specified by the operand is read before writing 00 into it. Note that status flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Example: CLR (Extended)

\$8000 CLR \$A000 \$A000 FCB \$80

Cycle #	Address	Data	$R/\overline{W}$	Description
1	8000	7F	1	Opcode Fetch
2	8001	$\mathbf{A}0$	1	Operand Address,
				High Byte
3	8002	00	1	Operand Address,
				Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed 00 into
				Specified Location

<sup>\*</sup> The data bus has the data at that particular address.

Table 13. Difference between HD6309 and HD6809

Item		HD6309 (CMOS)	HD6809 (NMOS)
MRDY	Stretch Unit	integral multiples of half (1/2) bus cycles	integral multiples of quarter (1/4) bus cycles
		I/2 cycle  O  t <sub>PCSM</sub>	E 1/4 cycle  C TPCSM  MRDY
	Stretch Time	5 μs max	10 µs max
DMA/BREQ	Auto-refresh	None	Executed
External Clock	k Input	XTAL floating	XTAL grounded
		40 XTAL 39 EXTAL floating 38 EXTAL 4x CLK	39 XTAL 777 GND 38 EXTAL 777 GND 4x CLK

#### Application Note for System Design

At the trailing edge of the address bus, the noise pulses may appeare on the output signals in HD6309.

Note the noise pulses and the following measures against them.

Noise Occurrence Condition: As shown in figure 20, the noise pulses which are 0.8 V or over may appear on E and Q clocks when the address bus changes from high to low.

If the address buses  $(A_0 \ {}^-A_{15}, \ and \ R/\overline{W})$  change from high to low, the transient current flows through the GND. The noise pulses are generated on the LSI's  $V_{SS}$  pins according to the current and to the impedance state of the GND wirings.

Figure 21 shows the noise voltage dependency on the each parameter.

Figure 23 shows the noise voltage dependency on

the load capacitance of the address bus.

Note: The noise level should be carefully checked because it depends on the each parameter of actual application system.

#### Noise Reduction:

- Control each parameter such as Cd, V <sub>CC</sub>, Zg in figure 21, and the noise level is reduced to be allowable.
- 2. Insert a bypass capacitor between the  $V_{\text{CC}}$  and the GND of the HD6309.
- Connect the CMOS buffer with noise margin to E and Q clocks.
- 4. Insert the damping registors to the address bus. That is effective for the noise level to reduce less than 0.8 V. The damping resistor is about 40-50 Ω on the higher byte of the address bus (A 15 A8) and about 130-140 Ω on the lower byte of the address bus (A7 A0), and R/W as shown in figure 22. Electrical characteristics do not change by inserting the damping resistors.





Figure 20. Noise at Address Bus Output Changing






Figure 22. Connecting Damping Resistors to Address Bus




Figure 23. Dependency of the Noise Voltage on the Load Capacitance of the Address Bus

# **Absolute Maximum Ratings**

Item	Symbol	Value	Unit
Supply Voltage	V <sub>cc</sub> ¹	-0.3 to +7.0	V
Input Voltage	V <sub>in</sub> <sup>1</sup>	-0.3 to +7.0	V
Maximum Output Current	$ \mathbf{I}_{o} ^{2}$	5	mA
Maximum Total Output Current	$ \Sigma l_o ^3$	100	mA
Operating Temperature	T <sub>opr</sub>	-20 to +75	°C
Storage Temperature	T <sub>stg</sub>	-55 to +150	.c

Notes: 1. , With respect to  $V_{\mbox{SS}}$  (system GND)

- Maximum output current is the maximum currents which can flow out from one output terminal and I/O common terminal (A<sub>0</sub> -A<sub>15</sub>, R/W, D<sub>0</sub> -D<sub>7</sub>, BA, BS, Q, E).
- Maximum total output current is the total sum of output currents which can flow out simultaneously from output terminals and I/O common terminals (A<sub>0</sub> -A<sub>15</sub>, R/W, D<sub>0</sub> -D<sub>7</sub>, BA, BS, Q, E).
- Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended
  operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

# **Recommended Operating Conditions**

item		Symbol	Min	Тур	Max	Unit
Supply Voltage		V <sub>CC</sub> <sup>1</sup>	4.5	5.0	5.5	V
Input Voltage	EXTAL	V <sub>IL</sub> <sup>1</sup>	-0.3		0.6	٧
	Other Inputs	- <u></u>	-0.3		0.8	٧
	RES	V <sub>IH</sub> <sup>1</sup>	V <sub>CC</sub> -0.5		V <sub>cc</sub>	V
	EXTAL	· <u> </u>	V <sub>CC</sub> ×0.7		V <sub>cc</sub>	V
	Other Inputs		2.0		V <sub>cc</sub>	٧
Operating Tempe	rature	T <sub>opr</sub>	-20	25	75	.c

Note: 1. With respect to Vss (system GND)

# HD63B09, HD63C09

# **Electrical Characteristics**

DC Characteristics ( $V_{CC}=5.0~V~\pm~10\%$ ,  $V_{SS}=0~V$ ,  $T_a=-20$  to  $+75^{\circ}C$ , unless otherwise noted.)

			HD63B09 F			HD63C09				
Item		Symbol	Min	Тур	Max	Min	Тур	Max	 Unit	Test Condition
Input High Voltage	RES	V <sub>IH</sub>	V <sub>CC</sub> -0.5		V <sub>cc</sub>	V <sub>cc</sub> -0.5		V <sub>CC</sub>	٧	
	EXTAL	_	V <sub>CC</sub> ×0.7		Vcc	V <sub>cc</sub> ×0.7		V <sub>CC</sub>		
	Other Inputs	_	2.0		Vcc	2.0		V <sub>cc</sub>	_	
Input Low Voltage	EXTAL	V <sub>IL</sub>	-0.3		0.6	-0.3		0.6	٧	
	Other Inputs	_	-0.3		0.8	-0.3		0.8		
Input Leakage Current	Except EXTAL, XTAL	l <sub>in</sub>	-2.5		2.5	-2.5		2.5	μA	$V_{in} = 0$ to $V_{CC}$ , $V_{CC} = max$
Three State (Off State)	D <sub>0</sub> -D <sub>7</sub>	l <sub>TSI</sub>	-10		10	-10		10	μΑ	$V_{in} = 0.4$ to $V_{CC}$ ,
Input Current	A <sub>0</sub> -A <sub>15</sub> , R/W	_	-10		10	-10		10		V <sub>CC</sub> =max
Output High Voltage	D <sub>0</sub> -D <sub>7</sub>	V <sub>OH</sub>	4.1			4.1			V	$I_{LOAD} = -400 \mu A$
	<b>X</b>		V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1				L <sub>OAD</sub> ≤ -10μA
	$A_0 \sim A_{15}$ , R/ $\overline{W}$ ,		4.1			4.1				$I_{LOAD} = -400 \mu A$
	Q, E		V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			_	$I_{LOAD} \le -10 \mu A$
	BA, BS	_	4.1			4.1				$I_{LOAD} = -400 \mu A$
			V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1				L <sub>OAD</sub> ≤ -10μA
Output Low Voltage		V <sub>OL</sub>			0.5			0.5	V	L <sub>OAD</sub> =2mA
Input Capacitance	D <sub>0</sub> -D <sub>7</sub>	C <sub>in</sub>			15			15	pF	V <sub>in</sub> = 0V, T <sub>a</sub> = 25°C,
	Except D <sub>0</sub> -D <sub>7</sub>	_			10			10		f=1MHz
Output Capacitance	A <sub>0</sub> -A <sub>15</sub> , R/W, BA, BS	C <sub>out</sub>			12			12	pF	
Current Dissipation		lcc			24			36	mA	Operating
				,	15			1.8	_	Sleeping

AC Characteristics ( $V_{CC}$ =5.0 V  $\pm$  10%,  $V_{SS}$ =0 V,  $T_a$ =-20 to +75°C, unless otherwise noted.) Clock Timing

		HD63B09	)	HD	33C09	1		
Item	Symbol	Min Typ	Max	Min	Тур	Max	 Unit	Test Condition
Frequency of Operation (Crystal External Input)	f <sub>XTAL</sub>	2	8	2		12	MHz	Figs. 25, 26
Cycle Time	t <sub>cyc</sub>	500	2000	333		2000	ns	_
Total Up Time	ŧот	480		310			ns	
Processor Clock High	t <sub>PWEH</sub>	220	5000	140		5000	ns	
Processor Clock Low	t <sub>PWEL</sub>	210	1000	140		1000	ns	_
E Rise and Fall Time	ter, ter		20			20	ns	-
E <sub>Low</sub> to Q <sub>High</sub> Time	tavs	100	140	70		100	ns	
Q Clock High	<b>t</b> -waн	220	1000	140		1000	ns	
Q Clock Low	t <sub>P</sub> WQL	220	5000	140		5000	ns	
Q Rise and Fall Time	tar, taf		20			20	ns	
Q <sub>Low</sub> to E <sub>Low</sub> Time	t <sub>QE</sub>	100		70			ns	

# **Bus Timing**

	HD63	B09		HD6	3C09				
Symbol	Min	Тур	Max	Min	Тур	Max	- Unit	Test	Condition
t <sub>AD</sub>			110			110	ns	Figs.	25, 26
t <sub>ACC</sub>	330			160			ns	_	
t <sub>DSR</sub>	40			40			ns	-	
t <sub>DHR</sub>	10			10			ns	-	
t <sub>AH</sub>	20			20			ns	-	
	10			10			_		
t <sub>DDW</sub>			110			70	ns	_	
t <sub>DHW</sub>	30			30			ns	-	
_	20			20			-		
	tad tacc tosr tohr tah	Symbol         Min           t <sub>ACC</sub> 330           t <sub>DSR</sub> 40           t <sub>DHR</sub> 10           t <sub>AH</sub> 20           10         10           t <sub>DHW</sub> 30	tad tacc 330  tosr 40  tohr 10  tah 20 10  todow tohw 30	Symbol         Min         Typ         Max           tAD         110           tACC         330           tOSR         40           tOHR         10           tAH         20           10         10           tODW         110           tOHW         30	Symbol         Min         Typ         Max         Min           tAD         110         110           tACC         330         160           tDSR         40         40           tDHR         10         10           tAH         20         20           10         10           tDDW         110           tDHW         30         30	Symbol         Min         Typ         Max         Min         Typ           t <sub>ACC</sub> 330         110         160           t <sub>DSR</sub> 40         40         40           t <sub>DHR</sub> 10         10         10           t <sub>AH</sub> 20         20         10           t <sub>DDW</sub> 110         110           t <sub>DHW</sub> 30         30	Symbol         Min         Typ         Max         Min         Typ         Max           t <sub>AD</sub> 110         110         110           t <sub>ACC</sub> 330         40         40         40           t <sub>DSR</sub> 40         4	Symbol         Min         Typ         Max         Min         Typ         Max         Unit           tAD         110         110         110         ns           tACC         330         40         40         ns           tDSR         40         40         ns           tDHR         10         10         ns           tAH         20         20         ns           tDDW         110         70         ns           tDHW         30         30         ns	Symbol         Min         Typ         Max         Min         Typ         Max         Unit         Test           t <sub>ACC</sub> 330         110         110         ns         Figs.           t <sub>DSR</sub> 40         40         ns         ns           t <sub>DHR</sub> 10         10         ns           t <sub>AH</sub> 20         20         ns           t <sub>DDW</sub> 110         70         ns           t <sub>DHW</sub> 30         30         ns

# **Processor Control Timing**

		HD63	B09	HD63	C09			
Item	Symbol	Min 1	Тур Мах	Min	Тур I	Max	- Unit	Test Condition
MRDY Set Up Time	† <sub>PCSM</sub>	110		70			ns	Figs. 3 - 7
MRDY Set Up Time 2	<sup>†</sup> PCSM2	240		160			ns	Figs. 11, 12
Interrupts Set Up Time	фcs	110	· · · · · ·	70			ns	_
HALT Set Up Time	фсѕн	110		70			ns	
RES Set Up Time	t <sub>PCSR</sub>	110		110			ns	_
DMA/BREQ Set Up Time	ФCSD	110		70			ns	_
Processor Control Rise and Fall	Timet <sub>PCr</sub> ,		100			100	ns	_
	t <sub>PCf</sub>							
Crystal Oscillator Start Time	t <sub>RC</sub>	20		20			ms	_




Figure 24. Bus Timing Test Load




Figure 25. Read Data from Memory or Peripherals




Figure 26. Write Data to Memory or Peripherals