

Texas Instruments, Inc.
C2000 Systems and Applications

Digital Motor Control

F2805x drivers – supplements



2015

V15.1

Contents

INTRODUCTION 3

PWMwDBC..... 4


ANALOGSUBSYS_INIT_MACRO..... 9

Introduction

This file is a supplement to DMC2805x_DRV.pdf and it describes the macro for inverter's PWM dead band compensation.

Description

This module compensates for the effect of dead band in the inverter by adjusting the pulse widths in a feed forward manner based on phase current.

**Availability**

C interface version

Module Properties

Type: Target Independent

Target Devices: 28x Fixed or Floating Point

C Version File Names: f2805xpwm.h

IQmath library files for C: IQmathLib.h, IQmath.lib

C Interface

This module uses previously defined objects such as PWMGEN and CLARKE and a new object DBC as defined below. Refer to the library for details about PWMGEN and CLARKE objects.

Object Definition

The structure of DBC object is defined by following structure definition

```
typedef struct { _iq Kdte;           // Input: single consolidated constant
                _iq lth;           // Input: phase current threshold
                _iq scale;         // Input: ratio of pwm dead band to current
                _iq gain;          // Input: switch to add/remove dead band compensation
            } DBC;
```

Item	Name	Description	Format	Range(Hex)
Inputs	Kdte	Single consolidated constant	GLOBAL_Q	80000000-7FFFFFFF
	lth	Threshold current for full DBC	GLOBAL_Q	80000000-7FFFFFFF
	Scale	Ratio of PWM DB to lth	GLOBAL_Q	80000000-7FFFFFFF
	Gain	DBC selection switch	GLOBAL_Q	80000000-7FFFFFFF

GLOBAL_Q valued between 1 and 30 is defined in the IQmathLib.h header file.

Special Constants and Data types

DBC

The module definition is created as a data type. This makes it convenient to instance an interface to dead band compensator. To create multiple instances of the module simply declare variables of type DBC.

DBC_DEFAULTS

Structure symbolic constant to initialize DBC module. This provides the initial values to the terminal variables as well as method pointers.

Module Usage**Instantiation**

The following example instances DBC, PWMGEN and CLARKE objects

```
DBC dbc1;
PWMGEN pwm1;
CLARKE clarke1;
```

To Instance pre-initialized objects

```
DBC dbc1 = DBC_DEFAULTS;
PWMGEN pwm1 = PWM_DEFAULTS;
CLARKE clarke1 = CLARKE_DEFAULTS;
```

Invoking the computation macro

```
PWMwDBC(1, 2, 3, pwm1, clarke1, dbc1);
```

Example

The following pseudo code provides the information about the module usage.

```
main()
{
    Pwm1.PeriodMax = 3000; // PWM freq = 10KHz, clock = 60MHz
    Pwm1.HalfPeriodMax = pwm1.PeriodMax/2;
    PWM_INIT_MACRO(pwm1); // call init macro for pwm1

    dbc1.Ith = thresholdCurrent1; // Pass inputs to dbc1
    dbc1.scale = _IQdiv(Deadband1/2, dbc1.Ith); // Pass inputs to dbc1
    dbc1.gain = _IQ(1.0); // Pass inputs to dbc1
    dbc1.Kdtc = _IQmpy(dbc1.scale, dbc1.gain); //set up correction factor
}

void interrupt periodic_interrupt_isr()
{
    clarke1.As = as1; // phase A current
    clarke1.Bs = bs1; // phase B current
    clarke1.Cs = cs1; // phase C current
    ..
    ..

    pwm1.MfuncC1 = svgen1.Ta;
    pwm1.MfuncC2 = svgen1.Tb;
    pwm1.MfuncC3 = svgen1.Tc;

    PWMwDBC(1,2,3,pwm1,clarke1,dbc1); // Call pwm macro for inverter1
}
```

Technical Background

The significance of dead time in inverters is well known, without which there could be a vertical current shoot through in inverter half bridges leading to excessive power loss in switches and its potential destruction. Dead time represents the time when both high side and low side switches are off. This alters the voltage / pulse width at the inverter output by either reducing or increasing it depending on output current. When the speed is low, the output voltage is low and the pulse width is comparable to dead band. Similarly, at higher PWM frequencies the dead band may represent a significant percentage of PWM period. Under these conditions, the performance is somewhat impaired due to distortions inserted in phase voltages and currents. Hence compensation for the pulse width lost / gained becomes significant to improve the inverter performance.




Fig.1 PWM dead band impact on output pulse width

Anytime when the top side switch is ON, output voltage becomes HIGH and when the bottom side switch is ON, output voltage becomes LOW. However, during dead time when both switches are OFF, the output voltage is decided by the polarity of output current that will flow through the appropriate anti parallel diode connected across high and low side switches. If the current direction is positive, i.e., flowing away from the inverter, the output voltage will go LOW by freewheeling through the bottom diode. Likewise, if the output current is flowing into the inverter, the output voltage will go HIGH by freewheeling through the top diode.

From fig.1 above, it is clear that when the current is positive or negative, the output pulse width is reduced or increased by dead time, such that effective output pulse width is $(T_h - T_{dt})$ or $(T_h + T_{dt})$ respectively. Therefore, depending on the output current polarity, a compensation duty cycle is added or subtracted in a feed forward manner that will get cancelled in the inverter. When the output current is small enough for the anti-parallel diodes to fully turn on, adding full compensation can lead to more distortion due to the

fuzzy nature of diode conduction. Hence some prorated compensation is done under these light current conditions as shown in the figure below.





Fig.2 Prorated dead band compensation based on output current

Description

This module initializes the Analog Subsystems peripheral to set up the DACs, PGAs and comparators for proper functioning within the system.

**Availability**

C interface version

Module Properties

Type: Target Independent

Target Devices: 28x Fixed or Floating Point

C Version File Names: f2805xanalogsubsys.h

IQmath library files for C: IQmathLib.h, IQmath.lib

C Interface**Module Usage****Instantiation**

There is no instantiation for Analog Subsystems configuration

Invoking the computation macro

`ANALOGSUBSYS_INIT_MACRO();`

Example

The following pseudo code provides the information about the module usage.

```
main()
{
    .
    .
    .

    // Initialise DAC, PGA and COMP in Analog Subsystem
    ANALOGSUBSYS_INIT_MACRO();
    .
    .
    .
}
```

Technical Background*PGAs:*

PGAs are programmable gain amplifiers, where the gain of the internal opamps can be programmed. Refer Technical Reference Manual for F2805x for details of gains available. They are typically used to amplify the current signal available across current carrying shunt resistors that are tied to the bottom legs of a three phase inverter. When the bottom switch is ON, the shunts carry the phase current. These signals are taken in a semi differential manner to the PGA (for details, refer schematic available under HWdevPkg) and are amplified by PGA before being connected to ADC or Comparators.

Comparators and digital filters:

They are used to generate TRIP signal for inverter in the event of an over current. They are tied to the output of PGA. Since it is possible that the shunt signal may have spurious noise pick up, and that the comparator cannot trip the inverter for such spurious signals, digital filter module is provided. It samples the comparator output at a programmable sampling rate, and if within a certain time window (programmable) if the output is a valid TRIP signal for a certain threshold count (programmable), then the TRIP signal is set up which can be connected to the Trip zone peripheral for shut down signal generation.

DACs:

They are used to generate references for the comparator and for PGAs. It is 6 bit wide and therefore is coarse.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.