# Chromation Spectrometer: Interface Information for Preliminary Datasheet

Mike Gazes

December 3rd, 2018

# **Spectrometer Sequencing Diagrams**




Figure 1: Spectrometer Initialization Sequence




Figure 2: Spectrometer Configuration Sequence




Figure 3: Spectrum Acquisition Sequence

# **Recommended Operating Conditions**

Table 1: Recommended operating conditions

Symbol	Parameter	MIN	TYP	MAX	Units
$V_{\mathrm{DD}}$	Supply Voltage	2.8	3.0	3.3	V
_	Power Consumption while active	_	5.0	10	mW
_	Power Consumption in low-power mode	_	30	_	μW
$V_{\text{in,HIGH}}$	Input logic-level HIGH	$V_{\mathrm{DD}}$ -0.7	_	$V_{\mathrm{DD}}$	V
$V_{in,LOW}$	Input logic-level LOW	_	-	0.7	V
$f_{CLK}$	Clock Frequency	15	50	200	kHz
$CLK_{HOLD}$	Clock Hold-time	_	10	-	ns
CLK <sub>SETUP</sub>	Clock Setup-time	_	10	_	ns

Pins CLK, RST, and PIX\_SELECT are logic-level inputs. The spectrometer samples inputs on the **rising edges** of CLK.

 $CLK_{HOLD}$  is the minimum time **after a falling edge of CLK** before RST is allowed to change value.  $CLK_{SETUP}$  is the minimum time RST must be stable **before a rising edge of CLK** to guarantee its value is sampled on the clock rising edge.

## **Electrical Characteristics**

Table 2: Electrical characteristics relevant to analog signal conditioning and ADC component selection

Parameter	Condition	MIN	TYP	MAX	Units
V <sub>OUT</sub> output impedance	_	-	10	_	kΩ
V <sub>OUT</sub> settling time	_	_	1	_	μs
V <sub>OUT</sub> maximum swing	2.5x gain	_	$V_{\mathrm{DD}}$ -0.3	_	V
V <sub>OUT</sub> at dark	no light	0.60	0.84	1.1	V
Full well	pixels: 312.5um tall, 15.6um pitch	_	3.0e5	_	electrons
Linearity error per pixel	1x gain, V <sub>OUT</sub> =5%-70% full-well	0.5	1	5	$\%_{ m error}$
Conversion efficiency	pixels: 312.5um tall	_	6.5	_	uV/electron
Image lag	_	0.1	0.3	3.0	$%V_{SAT}$

Linearity error per pixel is quantified by measuring the mean gray value (digital counts) at several voltages from  $V_{OUT} = 5\%$  of full-well to  $V_{OUT} = 70\%$  of full-well, finding the least-squares fit to a straight-line, and reporting the greatest percentage error between the measured values and the straight-line fit. The ideal is 0% error, indicating that an increase in the amount of photons incident on the pixel active area causes a linearly proportional increase in the dark-corrected output voltage.

Full well is the number of electrons a pixel stores at the saturation voltage. The saturation voltage,  $V_{SAT}$ , is the product of the full well and the conversion efficiency. When configured for 15.6um-pitch, therefore,  $V_{SAT}$  is 1.95V and 70% of  $V_{SAT}$  is 1.365V.

Chromation recommends dark-correcting the analog output before input to the ADC and selecting an ADC voltage reference between 70% and 100% of  $V_{SAT}$ . Of course,  $V_{SAT}$  and 70% of  $V_{SAT}$  do not correspond to standard voltage reference values. Voltage reference selection depends on application-specific design considerations.

## **Recommended ADC values**

Chromation uses a 16-bit SAR ADC and 2.048V reference in the Chromation Spectrometer Evaluation Kit. The voltage reference value is based on the Chromation recommendations for

linear pixel array configuration and analog dark-correction. See the reference design for the specific part numbers used in the Chromation Spectrometer Evaluation Kit.

Table 3: Recommended ADC configuration for the spectrometer interface

Parameter	MIN	TYP	MAX	Units
Resolution	10	16	_	bits
Voltage reference	1.25	1.8	2.048	V

## **Recommended Clock Filter**

The rising edge of the CLK signal couples into the VOUT signal. Filter this transient with a simple passive RC filter with  $f_{3dB} \ge \frac{1}{2} f_{CLK}$ . This filter is not essential so it is safe to eliminate on ultra-low component-count designs. The table below shows recommended values.

Table 4: Recommended spectrometer VOUT passive RC clock filter

Symbol	Parameter	Condition	MIN	TYP	MAX	Units
$f_{3dB}$	Clock filter cutoff frequency	_	$\frac{1}{2}f_{CLK}$	_	_	kHz
$R_{\mathrm{filt}}$	Clock filter R	$f_{CLK}=50kHz$	_	10	-	$k\Omega$
$C_{\mathrm{filt}}$	Clock filter C	$f_{CLK}=50kHz$	_	680	_	pF

# **Spectrometer Configuration During Wavelength Calibration**

Table 5: Spectrometer configuration used during wavelength calibration

Parameter	MIN	TYP	MAX	Units
Integration time	1	10	1000	ms
Internal analog gain	_	1x	_	_
Pixel height	_	312.5	_	um
Pixel pitch	_	15.6	-	um

# **Spectrometer Interface**

The following describes how to interface the Chromation spectrometer. Since the Chromation spectrometer is simply optical components mounted around the LIS-770i, the spectrometer interface is the LIS-770i interface. The interface description here is sufficient to operate the spectrometer but for simplicity some information about the LIS-770i is excluded. See the LIS-770i datasheet for additional operating conditions, waveforms, and details about other functionality not covered here, in particular the power-down mode.

External hardware is required to drive the spectrometer to achieve its higher-level function: *acquire a spectrum*. Chromation refers to this external hardware as the **spectrometer digital interface**.

#### **Spectrometer Interface Block Diagram**

The block diagram below shows the spectrometer signals referred to in the following sequences to initialize, configure, and acquire a spectrum. The block diagram also shows how the **spectrometer digital interface** converts the spectrometer to a *SPI slave* device.

The purpose of the **spectrometer digital interface** is to hide the operational details of the LIS-770i and ADC, and instead provide the measurement system with a standard interface. Chromation recommends presenting the spectrometer interface to upstream devices as a *SPI* 




Figure 4: Spectrometer Interface Block Diagram

*slave*. A *SPI master* in the upstream measurement system executes requests from the system host application by writing high-level commands recognized by the *SPI slave*.

# Initialize the spectrometer after power-up

The following sequence shows the recommended input logic-levels to apply after power-on. Start the clock signal on CLK after PIX\_SELECT and RST are driven *LOW*.




Figure 5: Spectrometer Initialization Sequence

- drive PIX\_SELECT *LOW* 
  - PIX\_SELECT idles LOW
- drive RST LOW
  - RST idles LOW
- drive CLK with a 50kHz PWM, 50% duty cycle
  - the choice of clock speed is determined by the ADC conversion settling time and the speed of communication with the ADC
  - 50kHz is slow enough for a 16-bit SAR ADC to convert pixel voltages and to read out the converted digital value

### Configure the spectrometer




Figure 6: Spectrometer Configuration Sequence

The spectrometer's linear pixel array has configurable parameters:

• analog gain: 1x, 2.5x, 4x, 5x

• pixel height: 62.5um, 125um, 187.5um, 250um, 312.5um

• pixel pitch: 7.8um (array is 784 pixels), 15.6um (array is 392 pixels)

The linear pixel array does *not* have a known default configuration on power-up. At a minimum, these parameters must be hard-coded in firmware and the linear pixel array must be programmed each time the device is powered-up.

Making these parameters configurable by the upstream measurement system may be beneficial in some context, particularly the analog gain. The spectrometer performance specifications only apply for the configuration intended by Chromation. This configuration matches the optical design of the Chromation spectrometer.

This is the intended configuration:

analog gain: 1xpixel height: 312.5um

• pixel pitch: 15.6um (the array contains 392 pixels)

The following programming sequence configures the parameters of the linear pixel array parameters to match the intended configuration. The programming sequence consists of shifting in 28 bits. Bits are shifted in on the rising edge of CLK. The sequence starts with bit 1 and ends with bit 28.

- start the programming sequence:
  - drive PIX\_SELECT *HIGH* on a falling edge of CLK
- bit 1 HIGH programs the pixel pitch for 15.6um
  - drive RST HIGH
  - wait for the next falling edge of CLK
- bits 2 and 3 LOW set the analog gain to 1x
  - drive RST LOW
  - wait for the next falling edge of CLK
  - drive RST LOW
  - wait for the next falling edge of CLK
- the next 25 bits are *HIGH* to select the 312.5um pixel height
  - drive RST HIGH
  - wait for the next falling edge of CLK
  - repeat 24 more times
- stop the programming sequence:
  - drive RST LOW
  - drive PIX\_SELECT LOW

## Acquire a spectrum

The linear pixel array has internal switching logic to execute the spectrometer **exposure** and **readout** sequence, but like most other linear pixel arrays, the LIS-770i requires external logic-




Figure 7: Spectrum Acquisition Sequence

level signals to drive this internal switching. The LIS-770i also requires an external ADC to convert its analog output.

#### Expose the spectrometer pixels

- drive RST *HIGH* to start exposure
  - drive RST HIGH after a falling edge of CLK
  - pixel exposure starts when the HIGH on RST is sampled on the rising edge of CLK
- wait the desired integration time by counting falling edges of CLK
  - for a 50kHz CLK, falling edges represent 20µs ticks
  - for example, waiting 500 ticks is a 10ms integration time
- drive RST *LOW* to stop exposure
  - again, the LOW is sampled on the next rising edge of CLK

#### Immediately readout the pixel voltages

- wait for a pulse on SYNC:
  - after RST is driven *LOW*, spectrometer output pin SYNC goes *HIGH* on the next falling edge of CLK
  - SYNC goes LOW on the next falling edge of CLK (SYNC is HIGH for one clock period)
- pixel readout begins on the next rising CLK edge after SYNC goes LOW
- start each ADC conversion on each rising edge of CLK
- finish each ADC conversion before the falling edge of CLK
  - the falling edge of CLK may couple into the pixel output voltage, so it is preferable to finish the ADC conversion before the CLK falling edge
  - and it is good practice in general to avoid transients during an ADC conversion
  - this is easily achieved using a 50kHz clock
  - in fact, using *Linear Technology #LTC1864L* as the ADC, both the conversion and readout of the converted samples fits within the CLK high time
- on the last pixel readout, SYNC pulses *HIGH* again for one clock period, starting on the falling edge of CLK

# **Reference Design**

This is the spectrometer interface in the Chromation Spectrometer Evaluation Kit.




Figure 8: Reference Design