


① Frame Request



No test points
(~~make~~ put test
points on
Sim PCB)

\overline{SS}

MOSI

MISO

SCK


$\overline{SS} \downarrow$, SPIM clocks MCU, MCU receives message.

$\overline{SS} \uparrow$, SPIM polls MISO.

④ Frame Transmit

MISO \downarrow , $\overline{SS} \downarrow$, SPIM clocks MCU, MCU loads frame into SPI transmit buffer.

② Integration



LIS_CLK always runs for evaluation. It is 100kHz.

In production, LIS_CLK will be low and off.

When a frame request comes in,

MCU starts LIS_CLK. One cycle

is sufficient for recovery (verify this by

looking at VREF and Vout -- recovery

depends on capacitive loading of these pins.)

LIS_RST is low when entering this state.

LIS_RST \uparrow , int. pt. begins, LIS_RST \downarrow , int. pt. ends

LIS_SYNC \uparrow output by LIS.

readout starts on next LIS_CLK \uparrow , pixels valid while LIS_CLK is high.

③ Readout of a single pixel

