

ATmega328 USART in Master SPI Mode (MSPIM)

UMSELn1:0 bits = [1 1] - enables SPI mode

DDR_XCKn = 1 - XCK is an output

this is set before USART in MSPIM is enabled

TXENn = 1 RXENn = 1 - USART in MSPIM is enabled.

$$\text{BAUD RATE} = \frac{f_{osc}}{2(\text{UBRRn}+1)} \quad \text{UBRRn} = \frac{f_{osc}}{2 \cdot \text{BAUD RATE}} - 1$$

Baud Rate is bits per second

UBRR is a 16-bit register

ADC SPI: bits are loaded onto SDO on SCK falling edge. } $\text{CPOL}=0$ or $\text{CPOL}=1$
 SPI master samples SDO on SCK rising edge. } $\text{CPHA}=0$ or $\text{CPHA}=1$


~~This seems OK with either clock polarity~~

No, the clock will have to idle high. ~~phase polarity~~

This is why the datasheet specifies the setup time between ADC CONV \bar{L} and ADC SCK \bar{F} ...

we will have some delay between ADC CONV \bar{L} and running the USART to generate the first SCK \bar{F} .

The safe approach is $\text{CPOL}=1$, so for sample on rising edges, then $\text{CPHA}=1$



SAMPLE FIRST: PHASE=0

LOAD FIRST: PHASE=1

FIRST EDGE IS RISING: POLARITY=0

FIRST EDGE IS FALLING: POLARITY=1

So, sample on a rising and shift on a falling could be

$\text{CPOL}=0$, $\text{CPHA}=0$ or

$\text{CPOL}=1$, $\text{CPHA}=1$

Since we know how long instructions take (at least 100ns) and setup is 60ns, either clock polarity is fine.

$\text{CPOL}=1$ & $\text{CPHA}=1$

UCPOLn = 1 UCPHAN = 1

UDORDn = -MSB first

First poll for UDREn to go high in UCSRA → Write two bytes to UDRn for a 16-bit transfer. A UART transmit complete interrupt signals that the 16-bit value was shifted out (and a 16-bit value was shifted in). Or you can poll for RXCn in UCSRA to go high.