{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":558161853,"defaultBranch":"master","name":"rtl-core-library","ownerLogin":"midimaster21b","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2022-10-27T02:19:50.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/2545920?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1666837213.47647","currentOid":""},"activityList":{"items":[{"before":"c9804e3924c2960f9d6f7e81e24d1a318557ac30","after":"7456c08a6b34628702985375df206c382b4d5189","ref":"refs/heads/master","pushedAt":"2024-02-25T21:49:19.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"midimaster21b","name":"Joshua Edgcombe","path":"/midimaster21b","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2545920?s=80&v=4"},"commit":{"message":"Add core file for updated SPI BFM core and move to new core organization scheme","shortMessageHtmlLink":"Add core file for updated SPI BFM core and move to new core organizat…"}},{"before":"3d6ad3b26096026fc4968f7365d4a9eea3fb6356","after":"c9804e3924c2960f9d6f7e81e24d1a318557ac30","ref":"refs/heads/master","pushedAt":"2023-06-27T00:43:25.693Z","pushType":"push","commitsCount":1,"pusher":{"login":"midimaster21b","name":"Joshua Edgcombe","path":"/midimaster21b","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/2545920?s=80&v=4"},"commit":{"message":"Add preliminary VHDL type conversion core","shortMessageHtmlLink":"Add preliminary VHDL type conversion core"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEBMT2GAA","startCursor":null,"endCursor":null}},"title":"Activity · midimaster21b/rtl-core-library"}