



Lecture 17 Paging

Better Solution to Reduce Fragmentation



Avoiding External Fragmentation

- Over time, repeated allocation and deallocation will cause many small chunks of non-contiguous unallocated memory to form between allocated processes in memory
- Resulting in external fragmentation
- OS must swap out current processes to create a large enough contiguous unallocated memory
- Could use de-fragmentation, but it is costly to move memory.






A better solution to external fragmentation is to divide frame the logical address space into fixed-size pages

- We can also break main memory into fixed-sized frames
- Each page can be located in any frame

Logical Address
Space

page 0
page 1
page 2
page 3
page 4



RAM

OS maintains a page table for each process


 Given a logical address, MMU finds its logical page, then looks up physical frame in page table.

Logical Address
Space

page 0
page 1
page 2
page 3
page 4

Page Table

Logical page	Physical frame
0	1
1	4
2	3
3	7
4	0



could be allocated to

a new process P2

RAM

frame

Logical Address Space

page 0

page 1

page 2

page 3

page 4

- User's view of memory is still as one contiguous block of logical address space
 - MMU performs run-time mapping of each logical address to a physical address using the page table
- Typical page size is 4-8 KB
 - Example: a 4 GB 32-bit address space with 4 KB/page (2¹²)
 - $=> 2^{32}/2^{12} = 1$ million entries in page table
 - Your page table would need to be >= 20 bits/ table entry (~1 MB per process)

Address Space

No external fragmentation

page 0

4096


8192


page 1


- But we do get some internal fragmentation
 - example: suppose my process is size
 4001 B, and each page size is 4 KB (4096 B)
 - then I have to allocate two pages = 8 KB,
 - 3999 B of 2nd page is wasted due to fragmentation that is internal to a page
- OS also has to maintain a frame table/pool that keeps track of what physical memory frames are free

 Conceptually, every logical/virtual address can now be divided into two parts:

- most significant bits = logical page # I,
 - Equals the virtual address / page size
 - used to index into page table to retrieve the corresponding physical frame f
- least significant bits = page offset d







page number	page offset
p	d
m-n	n

Size of the logical address space is 2^m


Size of each page is 2ⁿ

	0	а				
	1	b				
	2	С				
	3	d				
	4	е				
	5	f				
	6	g h				
	7	h				
	8	i				
	9	j				
	10	k				
	11					
	12	m				
	13	n				
	14	0				
	15	р				
logical memory						

	0				
	4	i j k l			
	8	m n o p			
	12				
	16				
	20	a b c d			
	24	e f gh			
	28				
physical memory					


0	5			
1	6			
2	1			
3	2			
page table				

Implementing a page table:




- option #1: use dedicated bank of hardware registers or memory to store the page table
 - fast per-instruction translation
 - slow per context switch entire page table has to be reloaded for the new process
 - limited by cost (expensive hardware) to being too small some page tables can be large, e.g. 1 million entries – too expensive

Implementing a page table




- option #2: store the page table in main memory
 - keep a pointer to the page table in a special CPU register called the Page Table Base Register (PTBR)
 - can accommodate fairly large page tables
 - fast context switch only reload the PTBR!
 - slow per-instruction translation, because each instruction fetch requires two steps memory access:
 - 1. finding the page table in memory and indexing to the appropriate spot to retrieve the physical frame # f
 - retrieving the instruction from physical memory frame f



Implementing a page table

- Option #3: cache a subset of page table mappings/entries in a small set of CPU buffers called Translation-Look-aside Buffers (TLBs)
 - Fast solution to option #2's slow two-step memory access
 - Several TLB caching policies:
 - Cache the most popular or Most frequently referenced pages in TLB
 - Cache the most recently used pages



Return fetched code/data @ offset d inside page f

- Summarize steps depicted in the graph on the last slide
- MMU in CPU first looks in TLB's to find a match for a given logical address
 - if match found, then quickly call main memory with physical address frame f (plus offset d)
 - this is called a TLB hit
 - TLB as implemented in hardware does a fast parallel match of the input page to all stored values in the cache - about 10% overhead in speed

(continued from previous slide)


- 2. if no match found, then this is a *TLB miss*
 - a) go through regular two-step lookup procedure: go to main memory to find page table and index into it to retrieve frame #f, then retrieve what's stored at address <f,d> in physical memory
 - b) Update TLB cache with the new entry from the page table
 - if cache full, then implement a cache replacement strategy, e.g. Least Recently Used (LRU) - we'll see this later
- Goal is to maximize TLB hits and minimize TLB misses

- On a context switch, the TLB entries would typically have to all be invalidated/completely flushed
 - since different processes have different page tables
 - E.g. x86 behavior behaves likes this
- An alternative is to include process IDs in TLB
 - at the additional cost of hardware and an additional comparison per lookup
 - Only TLB entries with a process ID matching the current task are considered valid
 - E.g. DEC RISC Alpha CPU

- Another option: prevent frequently used pages from being automatically invalidated in the TLBs on a task switch
 - In Intel Pentium Pro, use the page global enable (PGE) flag in the register CR4 and the global (G) flag of a page-directory or page-table entry
- ARM allows flushing of individual entries from the TLB indexed by virtual address

- How does MMU interact with L1 or L2 data or instruction caches?
 - It depends on whether the items in a cache are indexed as virtual or physical (for look up purposes)
- L1/L2 data/instruction caches can store their information and be indexed by either virtual or physical addresses
 - If physical, then MMU must first convert virtual to physical, before the cache can be consulted – this is slow, but each entry is uniquely identifiable by its physical address
 - If virtual, then cache can be consulted quickly to see if there's a hit without invoking the MMU (if miss, then MMU must still be invoked...)

Paging with TLB and L1/L2 Caching




- A virtually indexed L1/L2 data/instruction caches introduces some problems:
 - Homonym problem: when a new process is switched in, it may use the same virtual address V as the previous process.
 - The cache that indexes just by virtual address V will return the wrong information (cached information from the prior process).


- Some solutions to the homonym problem:
 - Flush the cache on each context switch
 - process gets entire cache to itself, but have to rebuild cache
 - Add an address space id (process id) to each entry of the cache
 - so only data/instructions for the right process are returned for a given virtual address V
 - requires hardware support and an extra comparison
 - reduces available cache space for each process, since it has to be shared
 - Each process uses non-overlapping virtual addresses in its address space
 - unlikely, violates model that each process is compiled & executes independently in its own address space [0,MAX]


- In practice,
 - Most L1 caches are virtually indexed fast
 - Most L2 caches are physically indexed
 - Each entry is unique
 - No collisions
 - This is good for code/data from shared library pages, i.e. if multiple processes share the same code/data, then it just has to be stored once in cache
 - The virtually indexed cache is essentially a small L1 cache, and the physically indexed cache is a much larger L2 cache.

Paging with TLB and L1/L2 Caching




Page tables can point to the same memory frames





- Sharing data:
 - Two or more processes may want to share memory between them, so pointing multiple page tables to the same data pages is a way to implement shared memory
 - Shared data should be protected by synchronization (thread-safe?)



- Fork()' ing a child process causes the child to have a copy of the entire address space of the parent, including code
 - Rather than duplicating all such code pages, can simply map the child's page to the point to the same set of code pages as the parent

 RAM

data1

This is a way to implement copy-on-write

										GG.G.
	's logic		-		2's logic dress spa		2's p tabl		1	data2
add	ress sp	ace	tabl	e auc		acc	labi	1	2	appA2
0	appA1		4	0	appA1		4		_	-
· ·	аррді				о.р <i>р.</i> т.		-		3	lib1
1	appA2		2	1	appA2		2			
	арр, <u>т</u>								4	appA1
2	lib1		3	2	lib1		3			
									5	lib2
3	lib2		5	3	lib2		5		^	
4				1	-1 - 4 - 4				6	
4	data1		0	4	data1		0		7	аррВ
		I		l				-	1	аррВ

- Fork()' ing a child process causes the child to have a copy of the entire address space of the parent, including code
 - Rather than duplicating all such code pages, can simply map the child's page to the point to the same set of code pages as the parent RAM
 - This is a way to implement copy-on-write

