

Avnet Visible Things GPIO Type 1 12 pin Example by

Michael C. Li

<https://www.miketechuniverse.com/>
4/4/2018

e2 Studio Version: 5.3.1.002

Project Summary

Board:	gw002_rev1_3
Device:	R7FS7G27H2A01CBD
Toolchain:	GCC ARM Embedded
Toolchain Version:	4.9.3.20150529
SSP Version:	1.2.0

PMOD Configuration for this example

Avnet Visible Things Platform

User's Manual

Gateway PMOD	I2C	Type 1 GPIO	Type 2 SPI	Type 2A Expanded SPI	Type 3 UART	Type 4 UART	Type 4A Expanded UART	Type 5 H- Bridge	Type 6 Dual H- Bridge
1	Y	Y	Y	Y	Y	Y	Y	N	N
2	Y	Y	Y	Y	Y	Y	Y	N	N
3	Y	Y	Y	Y	Y	Y	Y	N	N
4	Y	Y	Y	Y	Y	Y	Y	N	N
5	N	Y	Y	Y	N	Y	Y	Y	Y
6	Y	Y	N	N	N	N	N	N	N

Table 3 – Pmod Compatibility Chart






Figure 30 – Pmod, I/O Expander Interconnections Diagram

Test: Probe PMOD ports.



Actual Hardware Setup (Connecting two PMOD ports)



PMOD 1 Port

GPIO Type 1 Pmods

If clearance is not an issue, two GPIO Type 1 standard Pmods can be used together when the connector is configured in UART/SPI Comms Mode. **Do not turn a second Type 1 Pmod upside down to get it to fit! Damage may occur as a result of inserting a Pmod upside down!**

	Pmod		S7G2	
	Pin	Pin Function	Port Pin	Pin Function
Upper Row	1	GPIO	PA05	GPIO
	2	GPIO	PA02	GPIO
	3	GPIO	PA03	GPIO
	4	GPIO	PA04	GPIO
	5	GND	GND	GND
	6	VCC (3.3V)	VCC (3.3V)	VCC (3.3V)
Lower Row	1	GPIO	P400	GPIO
	2	GPIO	I/O Expander	GPIO
	3	GPIO	I/O Expander	GPIO
	4	GPIO	I/O Expander	GPIO
	5	GND	GND	GND
	6	VCC (3.3V)	VCC (3.3V)	VCC (3.3V)

Table 7 – Pmod1 GPIO Type 1 Pin Connections (UART/SPI Mode)

PMOD 2 Port


GPIO Type 1 Pmods

If clearance is not an issue, two GPIO Type 1 standard Pmods can be used together when the connector is configured in UART/SPI Comms Mode. **Do not turn a second Type 1 Pmod upside down to get it to fit! Damage may occur as a result of inserting a Pmod upside down!**


	Pmod		S7G2	
	Pin	Pin Function	Port Pin	Pin Function
Upper Row	1	GPIO	PB02	GPIO
	2	GPIO	PB04	GPIO
	3	GPIO	PB05	GPIO
	4	GPIO	PB03	GPIO
	5	GND	GND	GND
	6	VCC (3.3V)	VCC (3.3V)	VCC (3.3V)
Lower Row	1	GPIO	P001	GPIO
	2	GPIO	I/O Expander	GPIO
	3	GPIO	I/O Expander	GPIO
	4	GPIO	I/O Expander	GPIO
	5	GND	GND	GND
	6	VCC (3.3V)	VCC (3.3V)	VCC (3.3V)

Table 14 – Pmod2 GPIO Type 1 Pin Connections (SPI/UART Mode)


IO Expanders U18/U19 I2C port




PMOD 1 : PA02/3/4/5 and P400 Output Mode



PMOD 2 : PB02/3/4/5 and P001 Input Mode




PMOD Configure Thread (Create U18/U19 I2C Framework Drivers)




Both drivers share the same g_sf_i2c_bus0 bus.

Properties



The screenshot shows the 'Settings' window in STM32CubeIDE, specifically the 'Common' section for the 'g_i2c0 I2C Master Driver on r_sci_i2c'. The 'Channel' is set to 3 and the 'Rate' is set to Standard. Two black arrows point to these settings.

Property	Value
Common	
Parameter Checking	Default (BSP)
Module g_i2c0 I2C Master Driver on r_sci_i2c	
Name	g_i2c0
Channel	3
Rate	Standard
Slave Address	0x25
Address Mode	7-Bit
SDA Output Delay (nano seconds)	300
Bit Rate Modulation Enable	Enable
Callback	NULL
Receive Interrupt Priority	Priority 2
Transmit Interrupt Priority	Priority 2
Transmit End Interrupt Priority	Priority 2




The screenshot shows the STM32CubeIDE interface with the 'Properties' window open for the 'j2c1 I2C Master Driver on r_sci_i2c' component. The 'Common' tab is selected, displaying a list of configuration parameters. A red arrow points to the 'Name' property, which is set to 'g_i2c1'. Another red arrow points to the 'Address Mode' property, which is set to '7-Bit'.

Property	Value
Common	
Parameter Checking	Default (BSP)
Module g_i2c1 I2C Master Driver on r_sci_i2c	
Name	g_i2c1
Channel	3
Rate	Standard
Slave Address	0x27
Address Mode	7-Bit
SDA Output Delay (nano seconds)	300
Bit Rate Modulation Enable	Enable
Callback	NULL
Receive Interrupt Priority	Priority 2
Transmit Interrupt Priority	Priority 2
Transmit End Interrupt Priority	Priority 2

Compiler Pre-processor Requirement


Click this icon!



Need to Suppress 2nd i2c ISR
(needed for SSP 1.2.0 only)

There are two g_i2c0 and g_i2c1 ISRs.
We must suppress the 2nd ISR for SSP 1.2.0. For later SSP versions,
this step is not needed.

Both PMOD 1 and 2 Threads have no drivers needed because the ports are configured as GPIO ports.



Configure PMOD 1 and PMOD 2

```
[gw002_example_gpio_12pin_rtos_v1b] Synergy Configuration  [pmod1_run_thread_entry.c] [pmod_configure_thread_entry.c]
209 ///////////////////////////////////////////////////
210 /// U18 setup for PMOD1 : GPIO Type 1 pin configuration
211 ///          Set IO1-5 output pins (S7G2 MCU pins)
212 ///          Set IO6/7/8 output pins
213 ///          Set IO6/7/8 = 001
214 ///////////////////////////////////////////////////
215 pmod_bus_type_cfg[PMOD1_PORT] = GPIO_TYPE1_12PINS_COML;
216
217 ul8port0outreg.bit.pmod1_comms = set_pmod_com_bit(pmod_bus_type_cfg[PMOD1_PORT]); // Low for GPIO Type 1
218
219 ul8port0cfg.bit.pmod1_reset_io6 = SET_CFG_PIN_OUTPUT;
220 ul8port1cfg.bit.pmod1_io7       = SET_CFG_PIN_OUTPUT;
221 ul8port1cfg.bit.pmod1_io8       = SET_CFG_PIN_OUTPUT;
222
223 ul8port0outreg.bit.pmod1_reset_io6 = 1; // make 0010 0000 initially
224 ul8port1outreg.bit.pmod1_io7       = 0;
225 ul8port1outreg.bit.pmod1_io8       = 0;
226
227 ///////////////////////////////////////////////////
228 /// U19 setup for PMOD1 : Power enabled
229 ///////////////////////////////////////////////////
230 ul9port0outreg.bit.pmod1_power = 1; // pmod1 power enabled.
231
232 ///////////////////////////////////////////////////
233 /// U18 setup for PMOD2 : GPIO Type 1 12 pin configuration
234 ///          Set IO1-5 output pins (S7G2 MCU pins)
235 ///          Set IO6/7/8 input pins
236 ///          Set IO6/7/8 = 010
237 ///
238 /// Note IO5 (This S7G2 pin is input mode only)
239 ///////////////////////////////////////////////////
240 pmod_bus_type_cfg[PMOD2_PORT] = GPIO_TYPE1_12PINS_COML;
241
242
243 ul8port0outreg.bit.pmod2_comms = set_pmod_com_bit(pmod_bus_type_cfg[PMOD2_PORT]); // Low for GPIO Type 1
244
245 ul8port0cfg.bit.pmod2_reset_io6 = SET_CFG_PIN_INPUT;
246 ul8port1cfg.bit.pmod2_io7       = SET_CFG_PIN_INPUT;
247 ul8port1cfg.bit.pmod2_io8       = SET_CFG_PIN_INPUT;
248
249 ul8port0outreg.bit.pmod2_reset_io6 = 0; // make 0100 0000 initially
250 ul8port1outreg.bit.pmod2_io7       = 0;
251 ul8port1outreg.bit.pmod2_io8       = 0;
252
253 ///////////////////////////////////////////////////
254 /// U19 setup for PMOD2 : Power enabled
255 ///////////////////////////////////////////////////
256 ul9port0outreg.bit.pmod2_power = 1; // pmod2 power enabled.
```

PMOD 1 and 2 Threads' entry code

```
gpio_12pin_rtos_v1b] Synergy Configuration  pmod1_run_thread_entry.c  pmod_configure_thread_entry.c  PCA9535.c  pmod2_run_thread_entry.c

#include "pmod1_run_thread.h"
#include "pmod_configure_thread_entry.h" // event flag
#include <pca9535/pca9535.h>

extern PMOD_BUS_TYPE_t      pmod_bus_type_cfg[PMOD_PORT_NUM];

/* PMOD1 Run Thread entry function */
void pmod1_run_thread_entry(void)
{
    ULONG event_flags;
    uint8_t writedata[8] = {0x33, 0x4A, 0x33, 0xF1, 0x8F, 0x41, 0xCB, 0x99}; // write data

    tx_event_flags_get(&g_config_done_flags, IOEXP_DONE_EVENT_FLAG, TX_AND, &event_flags, TX_WAIT_FOREVER);

    while (true)
    {
        for (int i=0; i<8; i++) {
            tx_mutex_get(&g_gpio_lock_mutex, TX_WAIT_FOREVER);
            write_pmode_gpio_type1_byte_port (1, writedata[i], pmod_bus_type_cfg[PMOD1_PORT]);
            tx_mutex_put(&g_gpio_lock_mutex);
            tx_thread_sleep(10);
        }
    }
}
```

Writing data to the port.

```
gpio_12pin_rtos_v1b] Synergy Configuration  pmod1_run_thread_entry.c  pmod_configure_thread_entry.c  PCA9535.c  pmod2_run_thread_entry.c  st

#include "pmod2_run_thread.h"
#include "pmod_configure_thread_entry.h" // event flag
#include <pca9535/pca9535.h>

extern PMOD_BUS_TYPE_t      pmod_bus_type_cfg[PMOD_PORT_NUM];

/* PMOD2 Run Thread entry function */
void pmod2_run_thread_entry(void)
{
    ULONG event_flags;

    uint8_t readdata[8]; // storing the read data

    tx_event_flags_get(&g_config_done_flags, IOEXP_DONE_EVENT_FLAG, TX_AND, &event_flags, TX_WAIT_FOREVER); // Don't clear

    while (true)
    {
        for (int i=0; i<8; i++) {
            tx_mutex_get(&g_gpio_lock_mutex, TX_WAIT_FOREVER);
            read_pmode_gpio_type1_byte_port (2, readdata+i, pmod_bus_type_cfg[PMOD2_PORT]);
            tx_mutex_put(&g_gpio_lock_mutex);
            tx_thread_sleep(10);
        }
    }
}
```

Reading data from the port.

Since PMOD1/2 ports are connected, the same write data to PMOD 1 port will expect to be received by PMOD 2 thread.

Successful Build

The screenshot displays an IDE window with the following components:

- Project Explorer:** Lists project files including `gw002_example_gpio_12pin_rtos_v1b` (marked as [Debug]), `gw002_example_gpio_6pin_rtos_v1a`, `gw002_example_gpio_i2c_spi_uart_v1h`, `gw002_example_i2c_rtos_v1e`, `gw002_example_spi_rtos_v1a`, and `gw002_example_uart_rtos_v1d`.
- Source Editor:** Displays the code for `pm0d1_run_thread_entry.c`. The code includes headers for `pm0d1_run_thread.h`, `pm0d_configure_thread_entry.h`, and `pca9535/pca9535.h`. It defines `PMOD_BUS_TYPE_t` and `refreshleddelay`. The main function `pm0d1_run_thread_entry` is a loop that writes data to a port and sleeps for a delay.
- Outline:** Shows the structure of the project, including `pm0d1_run_thread.h`, `pm0d_configure_thread_entry.h`, `pca9535/pca9535.h`, `pm0d_bus_type_cfg`, `refreshledelay`, `g_pm0d2_port_data`, and `pm0d1_run_thread_entry`.
- Console:** Shows the build output for `gw002_example_gpio_12pin_rtos_v1b`. The output indicates that the build was successful, with 0 errors and 2 warnings. The build time was 9s.434ms.

```
1  #include "pm0d1_run_thread.h"
2  #include "pm0d_configure_thread_entry.h" // event flag
3  #include <pca9535/pca9535.h>
4
5  extern PMOD_BUS_TYPE_t      pm0d_bus_type_cfg[PMOD_PORT_NUM];
6
7  #define refreshleddelay 10    // 10x10 msec delay time.
8
9  extern uint8_t g_pm0d2_port_data;
10
11 /* PM0D1 Run Thread entry function */
12 void pm0d1_run_thread_entry(void)
13 {
14     ULONG event_flags;
15     //uint8_t writedata[8] = {0xAA, 0x00, 0x55, 0x00, 0x55, 0x00, 0xAA, 0x00}; // write data
16     uint8_t writedata[8] = {0x01, 0x02, 0x04, 0x08, 0x10, 0x20, 0x40, 0x80}; // write data
17
18     tx_event_flags_get(&g_config_done_flags, IOEXP_DONE_EVENT_FLAG, TX_AND, &event_flags, TX_WAIT_FOREVER);
19
20     while (true)
21     {
22         for (int i=0; i<8; i++) {
23             tx_mutex_get(&g_gpio_lock_mutex, TX_WAIT_FOREVER);
24             write_pm0d_gpio_type1_byte_port(1, ~g_pm0d2_port_data, pm0d_bus_type_cfg[PMOD1_PORT]);
25             tx_mutex_put(&g_gpio_lock_mutex);
26             tx_thread_sleep(refreshleddelay);
27         }
28     }
29 }
30
31
32
33
34
```

CDT Build Console [gw002_example_gpio_12pin_rtos_v1b]

```
'Finished building target: gw002_example_gpio_12pin_rtos_v1b.elf'
'
'Invoking: Cross ARM GNU Create Flash Image'
'Invoking: Cross ARM GNU Print Size'
arm-none-eabi-objcopy -O srec "gw002_example_gpio_12pin_rtos_v1b.elf" "gw002_example_gpio_12pin_rtos_v1b.srec"
arm-none-eabi-size --format=berkeley "gw002_example_gpio_12pin_rtos_v1b.elf"
text    data    bss     dec     hex filename
49024    268    12812    62104    f298 gw002_example_gpio_12pin_rtos_v1b.elf
'Finished building: gw002_example_gpio_12pin_rtos_v1b.siz'
'Finished building: gw002_example_gpio_12pin_rtos_v1b.srec'
'
'
14:09:42 Build Finished. 0 errors, 2 warnings. (took 9s.434ms)
```


PMOD 1 VCC

