# Avnet Visible Things GPIO Type 1 12 pin Example by Michael C. Li https://www.miketechuniverse.com/ 4/4/2018

e2 Studio Version: 5.3.1.002

#### **Project Summary**

Board: gw002\_rev1\_3

Device: R7FS7G27H2A01CBD
Toolchain: GCC ARM Embedded

Toolchain Version: 4.9.3.20150529

SSP Version: 1.2.0

## PMOD Configuration for this example

Avnet Visible Things Platform

User's Manual

	I2C	Type 1	Type 2	Type 2A	Type 3	Type 4	Type 4A	Type 5	Type 6
Gateway	I2C	GPIO	SPI	Expanded	UART	UART	Expanded	H-	Dual H-
PIVIOD				SPI			UART	Bridge	Bridge
1	Υ	Υ	Υ	Υ	Y	Y	Υ	N	N
2	Y	V	Υ	Υ	Υ	Y	Υ	N	N
3	Υ	Υ	Υ	Υ	Y	Y	Υ	N	N
4	Y	Υ	Υ	Υ	Y	Y	Υ	N	N
5	N	Υ	Υ	Υ	N	Y	Υ	Y	Υ
6	Υ	Υ	N	N	N	N	N	N	N

Table 3 - Pmod Compatibility Chart





Figure 30 - Pmod, I/O Expander Interconnections Diagram

### Test: Probe PMOD ports.



# Actual Hardware Setup (Connecting two PMOD ports)



#### PMOD 1 Port

#### **GPIO Type 1 Pmods**

If clearance is not an issue, two GPIO Type 1 standard Pmods can be used together when the connector is configured in UART/SPI Comms Mode. <u>Do not turn a second Type 1 Pmod upside down to get it to fit! Damage may occur as a result of inserting a Pmod upside down!</u>

	Pm	od	S7G2		
	Pin	Pin Function	Port Pin	Pin Function	
	1	GPIO	PA05	GPIO	
Row	2	GPIO	PA02	GPIO	
2	3	GPIO	PA03	GPIO	
Upper	4	GPIO	PA04	GPIO	
η	5	GND	GND	GND	
	6	VCC (3.3V)	VCC (3.3V)	VCC (3.3V)	
	1	GPIO	P400	GPIO	
Row	2	GPIO	I/O Expander	GPIO	
	3	GPIO	I/O Expander	GPIO	
Ne.	4	GPIO	I/O Expander	GPIO	
Lower	5	GND	GND	GND	
	6	VCC (3.3V)	VCC (3.3V)	VCC (3.3V)	

Table 7 – Pmod1 GPIO Type 1 Pin Connections (UART/SPI Mode)

#### PMOD 2 Port


#### **GPIO Type 1 Pmods**

If clearance is not an issue, two GPIO Type 1 standard Pmods can be used together when the connector is configured in UART/SPI Comms Mode. <u>Do not turn a second Type 1 Pmod upside down to get it to fit! Damage may occur as a result of inserting a Pmod upside down!</u>


	Pm	od	S7G2		
	Pin	Pin Function	Port Pin	Pin Function	
	1	GPIO	PB02	GPIO	
Row	2	GPIO	PB04	GPIO	
<u>د</u>	3	GPIO	PB05	GPIO	
Upper	4	GPIO	PB03	GPIO	
η	5	GND	GND	GND	
	6	VCC (3.3V)	VCC (3.3V)	VCC (3.3V)	
	1	GPIO	P001	GPIO	
Row	2	GPIO	I/O Expander	GPIO	
	3	GPIO	I/O Expander	GPIO	
Wel	4	GPIO	I/O Expander	GPIO	
Lower	5	GND	GND	GND	
_	6	VCC (3.3V)	VCC (3.3V)	VCC (3.3V)	

Table 14 – Pmod2 GPIO Type 1 Pin Connections (SPI/UART Mode)


### IO Expanders U18/U19 I2C port




### PMOD 1: PA02/3/4/5 and P400 Output Mode



# PMOD 2 : PB02/3/4/5 and P001 Input Mode




### PMOD Configure Thread (Create U18/U19 I2C Framework Drivers)




Both drivers share the same g\_sf\_i2c\_bus0 bus.


### **Properties**



## Compiler Pre-processor Click this icon! Requirement



### Both PMOD 1 and 2 Threads have no drivers needed because the ports are configured as GPIO ports.



### Configure PMOD 1 and PMOD 2

```
🖹 [gw002_example_gpio_12pin_rtos_v1b] Synergy Configuration 🔃 pmod1_run_thread_entry.c 🛭 🖟 pmod2_configure_thread_entry.c 🔀
                    /// Ul8 setup for PMOD1 : GPIO Type 1 pin configuration
                                             Set IO1-5 output pins (S7G2 MCU pins)
                                              Set IO6/7/8 output pins
                                             Set IO6/7/8 =001
 214
                    pmod bus type cfg[PMOD1 PORT] = GPIO TYPE1 12PINS COML;
 216
                    ul8portOoutreg.bit.pmodl comms = set pmod com bit(pmod bus type cfg[PMODl PORT]); // Low for GPIO Type 1
                    ul8portOcfg.bit.pmodl reset io6 = SET CFG PIN OUTPUT;
                    ul8portlcfg.bit.pmodl io7
                                                = SET CFG PIN OUTPUT;
                    ul8portlcfg.bit.pmodl io8
                                                   = SET CFG PIN OUTPUT;
                    ul8port0outreg.bit.pmodl_reset_io6 = 1; // make 0010 0000 initially
                    ul8portloutreg.bit.pmodl io7
                                                     = 0;
                    ul8portloutreg.bit.pmodl io8
                    /// Ul9 setup for PMOD1 : Power enabled
                    ul9port0outreg.bit.pmodl power = 1; // pmodl power enabled.
 232
                    /// Ul8 setup for PMOD2 : GPIO Type 1 12 pin configuration
                                      Set IO1-5 output pins (S7G2 MCU pins)
                                             Set IO6/7/8 input pins
                                             Set IO6/7/8 = 010
                    /// Note IO5 (This S7G2 pin is input mode only)
                    pmod bus type cfg[PMOD2 PORT] = GPIO TYPE1 12PINS COML;
                    ul8port0outreg.bit.pmod2 comms = set pmod com bit(pmod bus type cfg[PMOD2 PORT]); // Low for GPIO Type 1
                    u18port0cfg.bit.pmod2_reset_io6 = SET_CFG_PIN_INPUT;
 245
                    ul8portlcfg.bit.pmod2 io7
                                                 = SET CFG PIN INPUT;
                                                 = SET_CFG_PIN_INPUT;
                    ul8portlcfg.bit.pmod2 io8
                    ul8port0outreg.bit.pmod2 reset io6 = 0; // make 0100 0000 initially
                    ul8portloutreg.bit.pmod2 io7
                    ul8portloutreg.bit.pmod2 io8
 254
                    /// U19 setup for PMOD2 : Power enabled
                    u19port0outreg.bit.pmod2_power = 1; // pmod2 power enabled.
```

### PMOD 1 and 2 Threads' entry code

```
qpio_12pin_rtos_v1b] Synergy Configuration | [c] pmod1_run_thread_entry.c 🔀 | [c] pmod_configure_thread_entry.c | [c] PCA9535.c | [c] pmod2_run_thread_entry.c
  #include "pmodl run thread.h"
  #include "pmod configure thread entry.h" // event flag
  #include <pca9535/pca9535.h>
  extern PMOD BUS TYPE t
                                  pmod_bus_type_cfg[PMOD_PORT_NUM];
  /* PMOD1 Run Thread entry function */
void pmod1 run thread entry (void)
      ULONG event flags:
      uint8 t writedata[8] = {0x33, 0x4A, 0x33, 0xFl, 0x8F, 0x41, 0xCB, 0x99}; // write data
      tx event flags get(&g config done flags, IOEXP DONE EVENT FLAG, TX AND, &event flags, TX WAIT FOREVER);
       while (true)
           for (int i=0; i<8; i++) {
               tx mutex get(&g gpio lock mutex, TX WAIT FOREVER);
               write_pmode_gpio_typel_byte_port (1, writedata[i],pmod_bus_type_cfg[PMOD1_PORT]);
               tx_mutex_put(&g_gpio_lock_mutex);
               tx thread sleep(10);
```

Writing data to the port.

```
#include "pmod2 run thread.h"
 #include "pmod configure thread entry.h" // event flag
 #include <pca9535/pca9535.h>
 extern PMOD BUS TYPE t
                               pmod bus type cfg[PMOD PORT NUM];
 /* PMOD2 Run Thread entry function */
void pmod2 run thread entry (void)
     ULONG event flags;
     uint8 t readdata[8]; // storing the read data
     tx event flags get(&g config done flags, IOEXP DONE EVENT FLAG, TX AND, &event flags, TX WAIT FOREVER); // Don't clea
      while (true)
          for (int i=0; i<8; i++) {
              tx_mutex_get(&g_gpio_lock_mutex, TX_WAIT_FOREVER);
              read_pmode_gpio_typel_byte_port (2, readdata+i,pmod_bus_type_cfg[PMOD2_PORT]);
              tx mutex put(&g gpio lock mutex);
              tx thread sleep(10);
```

c pmod1 run thread entry.c c pmod configure thread entry.c


gpio\_12pin\_rtos\_v1b] Synergy Configuration

Reading data from the port.


Since PMOD1/2 ports are connected, the same write data to PMOD 1 port will expect to be received by 18 PMOD 2 thread.


GPIO Type 1 by Michael Li

#### Successful Build



### PMOD 1 port scope output data = readdata from PMQD2 port read





**Decimal values** 

### PMOD 1 VCC

