CSE 20221: Logic Design

# **Verilog FSM Design Example**


Automatic Garage Door Opener &

Timers

# Inputs / Outputs

NAME	TYPE	FUNCTION
activate (A)	input	starts the door to go up or down or stops the motion
Up_limit (UPL)	input	indicates maximum upward travel
Dn_limit (DNL)	input	indicates maximum downward travel
Motor_up (MU)	output	Causes motor to run in direction to raise the door
Motor_dn (MD)	output	Causes motor to run in direction to lower door
	j	
	Ī	New Project Wizard - Create New Source

Define the module interface




#### Inputs / Outputs


NAME	TYPE	FUNCTION
activate (A)	input	starts the door to go up or down or stops the motion
Up_limit (UPL)	input	indicates maximum upward travel
Dn_limit (DNL)	input	indicates maximum downward travel
Motor_up (MU)	output	Causes motor to run in direction to raise the door
Motor_dn (MD)	output	Causes motor to run in direction to lower door
reset	input	Force the controller to enter into the initial state

```
21 module DoorOpener(clk,activate,up_limit,dn_limit,reset,motor_up,motor_dn);
22    input clk,activate,up_limit,dn_limit,reset;
23    output motor_up,motor_dn;
24    reg motor_up,motor_dn;
25
```

# State Diagram




### Make the State Assignments



## Setup clear and state register

```
30
       always @(posedge clk)
31
        begin
32
           if (reset) begin
              state <= initial;</pre>
33
              motor up = 0; motor dn = 0;
34
35
           end
36
           else state <= nextState;</pre>
37
         end
38
```



#### Describe the Behavior

```
39
       always @(state,activate,up limit,dn limit)
40
       begin
41
              case (state)
            initial: begin
42
43
                motor up = 0; motor dn = 0;
44
                if (up limit == 1) nextState <= dnNext;</pre>
45
                else nextState <= upNext;</pre>
46
               end
47
            upNext: begin
48
                motor up = 0; motor dn = 0;
49
                if (activate)nextState <= movingUp;</pre>
50
                else nextState <= upNext;</pre>
51
               end
52
             dnNext: begin
53
                motor up = 0; motor dn = 0;
54
                if (activate) nextState <= movingDn;</pre>
55
                else nextState <= dnNext;
56
               end
57
            movingDn: begin
58
                motor up = 0; motor dn = 1;
59
                if (activate) nextState <= movingUp;</pre>
60
                 else if (dn limit) nextState <= dnNext;</pre>
                 else nextState <= movingDn;</pre>
61
62
               end
```

#### **Behavior Continued**

```
52
             dnNext: begin
53
                motor up = 0; motor dn = 0;
                if (activate) nextState <= movingDn;</pre>
54
55
                else nextState <= dnNext;
56
               end
57
             movingDn: begin
                motor up = 0; motor dn = 1;
58
                if (activate) nextState <= movingUp;</pre>
59
                 else if (dn limit) nextState <= dnNext;</pre>
60
                 else nextState <= movingDn;</pre>
61
62
               end
63
             movingUp: begin
                motor up = 1; motor dn = 0;
64
                if (activate | up limit) nextState <= dnNext;</pre>
65
                 else nextState <= movingUp;</pre>
66
67
              end
68
             default : begin
                 nextState <= initial;</pre>
69
70
              end
71
          endcase
72
        end
    endmodule
```


### Xilinx Verilog Test Fixture

```
73
                                                         #5 activate = 1;
49
       initial begin
                                               74
                                                         @(posedge clk);
50
          // Initialize Inputs
                                               75
                                                         #5 activate = 0;
51
          clk = 0;
                                               76
                                                         @(posedge clk);
52
          activate = 0;
                                               77
                                                         #5 activate = 1;
53
          up limit = 0;
                                               78
                                                         @(posedge clk);
          dn limit = 0;
54
                                               79
                                                         #5 activate = 0;
55
          reset = 1;
                                               80
                                                         @(posedge clk);
56
                                               81
                                                         #5 dn limit = 1;
57
          // Wait 100 ns for global reset
                                               82
                                                         @(posedge clk);
58
          #100;
                                               83
                                                         @(posedge clk);
59
          #100;
                                               84
                                                         #5 activate = 1:
60
          reset = 0;
                                               85
                                                         @(posedge clk);
61
          @(posedge clk);
                                               86
                                                         #5 activate = 0:
62
          #5 activate = 1;
                                               87
                                                         @(posedge clk);
63
          @(posedge clk);
                                               88
                                                         @(posedge clk);
64
          #5 activate = 0:
                                               89
                                                         #5 activate = 1:
65
          @(posedge clk);
                                               90
                                                         @(posedge clk);
66
          #5 up limit = 1;
                                               91
                                                         #5 activate = 0;
67
          @(posedge clk);
                                               92
                                                         @(posedge clk);
68
          #5 activate = 1:
                                               93
                                                         #5 up limit = 1;
69
          @(posedge clk);
                                               94
                                                         @(posedge clk);
70
          #5 activate = 0;
                                               95
                                                         @(posedge clk);
71
          @(posedge clk);
                                               96
72
          @(posedge clk);
                                               97
                                                      end
```


#### Test Bench for Clock

```
98 always begin
99 clk <= 0;
100 #50;
101 clk <= 1;
102 #50;
103 end
104 endmodule
```

#### Simulation Results



#### Simulation Results Continued



### Xilinx Simulation Tips

 Provide a means (reset signal) to initialize all internal variables, otherwise don't care conditions occur throughout the simulation.

```
always @(posedge clk)
begin
if (reset) begin
  countValue = 0;
  clkDivOut <= 0;</pre>
```

- In the test bench code, first initialize the circuit under test.
- Select the sim instance tab in the source window to bring up internal signals to be placed in the simulator waveform.

CSE 20221: Logic Design

# **Timers, Frequency Divider Examples**


#### **Timers**

- Timer
  - time events
  - divide clock frequency
  - provide delay
- In each case the basic idea is to count clock pulses

### Verilog Code for Timer

```
module timer(clear, enable, clk, alarm);
22
        input clear, enable, clk;
        output alarm;
23
        reg alarm;
24
25
        reg [3:0] countValue;
26
        parameter terminalCount = 5;
27
28
       always @(posedge clk)
29
         begin
30
          alarm <=0;
31
          if (clear) countValue <= 0;</pre>
32
          else begin
33
              if (enable) begin
34
                 if (countValue == terminalCount -1) alarm <= 1;</pre>
35
                 else countValue <= countValue + 1;</pre>
36
              end
37
          end
38
         end
39
40
   endmodule
41
```


#### **Timer Simulation**



### Verilog Code for Frequency Divider

```
21
   module clockDivider(clk,reset,clkDivOut);
22
        input clk, reset;
23
        output clkDivOut;
24
        reg clkDivOut;
25
        parameter period = 10;
26
        parameter halfPeriod = period / 2;
27
        reg [3:0] countValue;
28
29
        always @(posedge clk)
30
        begin
31
         if (reset) begin
32
           countValue = 0;
33
           clkDivOut <= 0;
34
         end
35
          else begin
36
           if (countValue == period -1) begin
37
             countValue = 0;
38
             clkDivOut <= 0;
39
             end
40
           else countValue = countValue + 1;
41
          if (countValue == halfPeriod) clkDivOut <= 1;</pre>
42
         end
43
        end
44
   endmodule
```

# Frequency Divider Simulation



#### Design of a Derived Clock

- Design a 1 millisecond clock that is derived from a 50 MHz system clock.
- Design approach
  - Frequency divider
  - Divide by 50,000
- Determining size (N) of counter
  - given division factor, DF
  - -N = roundUp(In DF / In 2) -1
  - Parameter [N:0] countValue;

### Verilog Description

```
21
   module millisecClk(clk, reset, clkOut);
22
        input clk, reset;
23
        output clkOut;
24
        reg clkOut;
        parameter period = 50000; //nanoseconds
25
26
        parameter N = 15; // bits - 1 for countValue
27
        parameter halfPeriod = period / 2;
28
        reg [N:0] countValue;
29
30
        always @(posedge clk)
31
        begin
32
         if (reset) begin
33
           countValue = 0;
34
           clkOut <= 0;
35
         end
36
          else begin
37
           if (countValue == period -1) begin
38
             countValue = 0;
39
             clkOut <= 0;
40
             end
41
           else countValue = countValue + 1;
42
          if (countValue == halfPeriod) clkOut <= 1;
43
         end
44
        end
45 endmodule
```

#### **Test Fixture**

```
33
34
       // Instantiate the Unit Under Test (UUT)
35
       millisecClk uut (
36
          .clk(clk),
37
           .reset(reset),
38
           .clkOut(clkOut)
39
       );
40
41
       initial begin
42
          // Initialize Inputs
43
          clk = 0;
44
          reset = 1;
45
46
          @ (posedge clk)
47
          #5 \text{ reset} = 0;
48
       end
49
       always begin
50
         clk = 1;
51
         #10;// period = 20 ns
52
         clk = 0;
53
         #10;
54
       end
55
56 endmodule
```

#### Similation Results

