


VENDING MACHINE


Test



Complete test waveform


In the test bench all the modes of operation are tested in the following order

1. Program
 - a. Program prod 0 = 155
 - b. Program prod 1 = 255
 - c. Program prod 2 = 40 (abort with reset)
 - d. Program prod 2 = 30
 - e. Program prod 3 = 5
 - f. Re-program pro 0 = 25



2. Display
 - a. Display prod 0 = 25
 - b. Display prod 1 = 255
 - c. Display prod 2 = 30 (abort with reset, finished is not asserted)


- d. Display prod 3 = 5
- e. Display prod 2 = 30



3. FREE MODE

- a. Free prod 0
- b. Free prod 1
- c. Free prod 2
- d. Free prod 3


Outputs set to floating while system is in FREE state, after 1 cycle finished is asserted and system returns to IDLE



5. HARD RESET


- HARD reset and flush memory
- Display all prods = 0
- Program prod1 = 15
- Display prod1 = 15

The Hard Reset is implemented inside the program module adding 1 state to the state machine to use the same Hardware to write 0 to all memory



STATE MACHINE

VMC



Program FSM

