LECTURE 230 – DESIGN OF TWO-STAGE OP AMPS LECTURE OUTLINE

Outline

- Steps in Designing an Op Amp
- Design Procedure for a Two-Stage Op Amp
- Design Example of a Two-Stage Op Amp
- Right Half Plane Zero
- PSRR of the Two-Stage Op Amp
- Summary

CMOS Analog Circuit Design, 2nd Edition Reference

Pages 269-293

CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 230 - Design of Two-Stage Op Amps (3/27/10)

Page 230-2

STEPS IN DESIGNING A CMOS OP AMP

Steps

1.) Choosing or creating the basic structure of the op amp.

This step is results in a schematic showing the transistors and their interconnections.

This diagram does not change throughout the remainder of the design unless the specifications cannot be met, then a new or modified structure must be developed.

2.) Selection of the dc currents and transistor sizes.

Most of the effort of design is in this category.

Simulators are used to aid the designer in this phase.

3.) Physical implementation of the design.

Layout of the transistors

Floorplanning the connections, pin-outs, power supply buses and grounds

Extraction of the physical parasitics and re-simulation

Verification that the layout is a physical representation of the circuit.

- 4.) Fabrication
- 5.) Measurement

Verification of the specifications

Modification of the design as necessary

Design Inputs

Boundary conditions:

- 1. Process specification (V_T , K', C_{ox} , etc.)
- 2. Supply voltage and range
- 3. Supply current and range
- 4. Operating temperature and range

Requirements:

- 1. Gain
- 2. Gain bandwidth
- 3. Settling time
- 4. Slew rate
- 5. Common-mode input range, ICMR
- 6. Common-mode rejection ratio, CMRR
- 7. Power-supply rejection ratio, *PSRR*
- 8. Output-voltage swing
- 9. Output resistance
- 10. Offset
- 11. Noise
- 12. Layout area

CMOS Analog Circuit Design

© P.E. Allen - 2010


Lecture 230 - Design of Two-Stage Op Amps (3/27/10)

Page 230-4

Outputs of Op Amp Design

The basic outputs of design are:

- 1.) The topology
- 2.) The dc currents
- 3.) The W and L values of transistors
- 4.) The values of components



Some Practical Thoughts on Op Amp Design

- 1.) Decide upon a suitable topology.
 - Experience is a great help
 - The topology should be the one capable of meeting most of the specifications
 - Try to avoid "inventing" a new topology but start with an existing topology
- 2.) Determine the type of compensation needed to meet the specifications.
 - Consider the load and stability requirements
 - Use some form of Miller compensation or a self-compensated approach
- 3.) Design dc currents and device sizes for proper dc, ac, and transient performance.
 - This begins with hand calculations based upon approximate design equations.
 - Compensation components are also sized in this step of the procedure.
 - After each device is sized by hand, a circuit simulator is used to fine tune the design

Two basic steps of design:

- 1.) "First-cut" this step is to use hand calculations to propose a design that has potential of satisfying the specifications. Design robustness is developed in this step.
- 2.) Optimization this step uses the computer to refine and optimize the design.


CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 230 – Design of Two-Stage Op Amps (3/27/10)

Page 230-6

A DESIGN PROCEDURE FOR THE TWO-STAGE CMOS OP AMP Unbuffered, Two-Stage CMOS Op Amp



Notation:

$$S_i = \frac{W_i}{L_i} = W/L$$
 of the ith transistor

CMOS Analog Circuit Design © P.E. Allen - 2010


DC Balance Conditions for the Two-Stage Op Amp

For best performance, keep all transistors in saturation.

M4 is the only transistor that cannot be forced into saturation by internal connections or external voltages.

Therefore, we develop conditions to force M4 to be in saturation.

1.) First assume that $V_{SG4} = V_{SG6}$. This will $_{+ \circ}$ cause "proper mirroring" in the M3-M4 mirror. Also, the gate and drain of M4 are at the same potential so that M4 is "guaranteed" to be in saturation.



2.) If
$$V_{SG4} = V_{SG6}$$
, then $I_6 = \left(\frac{S_6}{S_4}\right)I_4$

3.) However,
$$I_7 = \left(\frac{S_7}{S_5}\right)I_5 = \left(\frac{S_7}{S_5}\right)(2I_4)$$

- 4.) For balance, I_6 must equal $I_7 \Rightarrow \left[\frac{S_6}{S_4} = \frac{2S_7}{S_5} \right]$ called the "balance conditions"
- 5.) So if the balance conditions are satisfied, then $V_{DG4} = 0$ and M4 is saturated.

CMOS Analog Circuit Design © P.E. Allen - 2010

Lecture 230 – Design of Two-Stage Op Amps (3/27/10)

Page 230-8

Summary of the Design Relationships for the Two-Stage Op Amp

Slew rate $SR = \frac{I_5}{C_c}$ (Assuming $I_7 >> I_5$ and $C_L > C_c$)

First-stage gain
$$A_{v1} = \frac{g_{m1}}{g_{ds2} + g_{ds4}} = \frac{2g_{m1}}{I_5(l_2 + l_4)}$$

Second-stage gain
$$A_{v2} = \frac{g_{m6}}{g_{ds6} + g_{ds7}} = \frac{g_{m6}}{I_6(l_6 + l_7)}$$

Gain-bandwidth
$$GB = \frac{g_{m1}}{C_c}$$

Output pole
$$p_2 = \frac{-g_m 6}{C_L}$$

RHP zero
$$z_1 = \frac{g_{m6}}{C_c}$$

60° phase margin requires that $g_{m6} = 2.2g_{m2}(C_L/C_c)$ if all other roots are $\geq 10GB$.


Positive ICMR
$$V_{\text{in(max)}} = V_{DD} - \sqrt{\frac{I_5}{b_3}} - |V_{T03}|_{(\text{max})} + V_{T1(\text{min})}$$

Negative ICMR
$$V_{\text{in(min)}} = V_{SS} + \sqrt{\frac{I_5}{b_1}} + V_{T1(\text{max})} + V_{DS5}(\text{sat})$$

Op Amp Specifications

The following design procedure assumes that specifications for the following parameters are given.

- 1. Gain at dc, $A_{\nu}(0)$
- 2. Gain-bandwidth, GB
- 3. Phase margin (or settling time)
- 4. Input common-mode range, ICMR
- 5. Load Capacitance, C_L
- 6. Slew-rate, SR
- 7. Output voltage swing
- 8. Power dissipation, P_{diss}



CMOS Analog Circuit Design © P.E. Allen - 2010

Lecture 230 – Design of Two-Stage Op Amps (3/27/10)

Page 230-10

Unbuffered Op Amp Design Procedure

This design procedure assumes that the gain at dc (A_v) , unity gain bandwidth (GB), input common mode range $(V_{in}(\min) \text{ and } V_{in}(\max))$, load capacitance (C_L) , slew rate (SR), settling time (T_s) , output voltage swing $(V_{out}(\max) \text{ and } V_{out}(\min))$, and power dissipation (P_{diss}) are given. Choose the smallest device length which will keep the channel modulation parameter constant and give good matching for current mirrors.

1. From the desired phase margin, choose the minimum value for C_c , i.e. for a 60° phase margin we use the following relationship. This assumes that $z \ge 10GB$.

$$C_c > 0.22C_L$$

2. Determine the minimum value for the "tail current" (I_5) from

$$I_5 = SR \cdot C_c$$

3. Design for S_3 from the maximum input voltage specification.

$$S_3 = \frac{I_5}{K'_3[V_{DD} - V_{in}(\text{max}) - |V_{T03}|(\text{max}) + V_{T1}(\text{min})]^2}$$

4. Verify that the pole of M3 due to C_{gs3} and C_{gs4} (= 0.67W₃L₃ C_{ox}) will not be dominant by assuming it to be greater than 10 GB

$$\frac{gm3}{2Cgs3} > 10GB.$$

Unbuffered Op Amp Design Procedure - Continued

5. Design for S_1 (S_2) to achieve the desired GB.

$$g_{m1} = GB \cdot C_c \rightarrow S_2 = \frac{g_{m1}^2}{K'_1 I_5}$$

6. Design for S_5 from the minimum input voltage. First calculate $V_{DS5}(\text{sat})$ then find S_5 .

$$V_{DS5}(\text{sat}) = V_{in}(\text{min}) - V_{SS} - \sqrt{\frac{I_5}{\beta_1}} - V_{T1}(\text{max}) \ge 100 \text{ mV} \rightarrow S_5 = \frac{2I_5}{K'_5[V_{DS5}(\text{sat})]^2}$$

7. Find S_6 by letting the second pole (p_2) be equal to 2.2 times GB and assuming that $V_{SG4} = V_{SG6}$.

$$g_{m6} = 2.2g_{m2}(C_L/C_c)$$
 and $\frac{g_{m6}}{g_{m4}} = \frac{\sqrt{2K_P'S_6I_6}}{\sqrt{2K_P'S_4I_4}} = \sqrt{\frac{S_6I_6}{S_4I_4}} = \frac{S_6}{S_4} \rightarrow S_6 = \frac{g_{m6}}{g_{m4}}S_4$

8. Calculate *I*₆ from

$$I_6 = \frac{g_{m6}^2}{2K'_6S_6}$$

Check to make sure that S_6 satisfies the $V_{out}(\max)$ requirement and adjust as necessary.

9. Design S_7 to achieve the desired current ratios between I_5 and I_6 .

$$S_7 = (I_6/I_5)S_5$$
 (Check the minimum output voltage requirements)

CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 230 – Design of Two-Stage Op Amps (3/27/10)

Page 230-12

Unbuffered Op Amp Design Procedure - Continued

10. Check gain and power dissipation specifications.

$$A_{V} = \frac{2g_{m2}g_{m6}}{I_{5}(l_{2} + l_{4})I_{6}(l_{6} + l_{7})} \qquad P_{diss} = (I_{5} + I_{6})(V_{DD} + |V_{SS}|)$$

- 11. If the gain specification is not met, then the currents, I_5 and I_6 , can be decreased or the W/L ratios of M2 and/or M6 increased. The previous calculations must be rechecked to insure that they are satisfied. If the power dissipation is too high, then one can only reduce the currents I_5 and I_6 . Reduction of currents will probably necessitate increase of some of the W/L ratios in order to satisfy input and output swings.
- 12. Simulate the circuit to check to see that all specifications are met.

DESIGN EXAMPLE OF A TWO-STAGE OP AMP

Example 230-1 - Design of a Two-Stage Op Amp

If K_N '=120 μ A/V², K_P '= 25 μ A/V², $V_{TN} = |V_{TP}| = 0.5$ V, $\lambda_N = 0.06$ V⁻¹, and $\lambda_P = 0.06$ V⁻¹ 0.08V⁻¹, design a two-stage, CMOS op amp that meets the following specifications. Assume the channel length is to be $0.5\mu m$ and the load capacitor is $C_L = 10 pF$.

- $A_{v} > 3000 \text{V/V}$
- $V_{DD} = 2.5 \text{V}$
- GB = 5MHz
- $SR > 10V/\mu s$

60° phase margin $0.5\text{V} < V_{out} \text{ range} < 2\text{V}$ ICMR = 1.25V to 2V $P_{diss} \le 2\text{mW}$

Solution

- 1.) The first step is to calculate the minimum value of the compensation capacitor C_c , $C_c > (2.2/10)(10 \text{ pF}) = 2.2 \text{ pF}$
- 2.) Choose C_c as 3pF. Using the slew-rate specification and C_c calculate I_5 .

$$I_5 = (3x10^{-12})(10x10^6) = 30 \,\mu\text{A}$$

3.) Next calculate $(W/L)_3$ using ICMR requirements (use worst case thresholds ± 0.15 V).

$$(W/L)_3 = \frac{30 \times 10^{-6}}{(25 \times 10^{-6})[2.5 - 2 - .65 + 0.35]^2} = 30 \qquad \rightarrow \boxed{(W/L)_3 = (W/L)_4 = 30}$$

CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 230 – Design of Two-Stage Op Amps (3/27/10)

Page 230-14

Example 230-1 - Continued

4.) Now we can check the value of the mirror pole, p_3 , to make sure that it is in fact greater than 10GB. Assume the $C_{ox} = 6 \text{fF}/\mu \text{m}^2$. The mirror pole can be found as

$$p_3 \approx \frac{-g_{m3}}{2C_{gs3}} = \frac{-\sqrt{2K'_p S_3 I_3}}{2(0.667)W_3 L_3 C_{ox}} = -1.25 \times 10^9 \text{(rads/sec)}$$

or 199 MHz. Thus, p_3 , is not of concern in this design because $p_3 >> 10GB$.

5.) The next step in the design is to calculate g_{m1} to get

$$g_{m1} = (5x10^6)(2\pi)(3x10^{-12}) = 94.25\mu S$$

Therefore, $(W/L)_1$ is

$$(W/L)_1 = (W/L)_2 = \frac{g_{m1}^2}{2K'_N I_1} = \frac{(94.25)^2}{2 \cdot 120 \cdot 15} = 2.47 \approx 3.0 \Rightarrow \boxed{(W/L)_1 = (W/L)_2 = 3}$$

6.) Next calculate V_{DS5} ,

$$V_{DS5} = 1.25 - \sqrt{\frac{30 \times 10^{-6}}{120 \times 10^{-6} \cdot 3}} - .65 = 0.31 \text{V}$$

Using V_{DS5} calculate $(W/L)_5$ from the saturation relationship.

$$(W/L)_5 = \frac{2(30x10-6)}{(120x10-6)(0.31)^2} = 5.16 \approx 6$$
 \rightarrow $(W/L)_5 = 6$

Example 230-1 - Continued

7.) For 60° phase margin, we know that

$$g_{m6} \ge 10g_{m1} \ge 942.5\mu S$$

Assuming that $g_{m6} = 942.5 \mu \text{S}$ and knowing that $g_{m4} = 150 \mu \text{S}$, we calculate $(W/L)_6$ as

$$(W/L)_6 = 30 \frac{942.5 \times 10^{-6}}{(150 \times 10^{-6})} = 188.5 \approx 190$$
 $(W/L)_6 = 190$

8.) Calculate I_6 using the small-signal g_m expression:

$$I_6 = \frac{(942.5 \times 10^{-6})^2}{(2)(25 \times 10^{-6})(188.5)} = 94.2 \mu \text{A} \approx 95 \mu \text{A}$$

Calculating $(W/L)_6$ based on $V_{out}(\max)$, gives a value of 15. Since 190 exceeds the specification and gives better phase margin, we choose $(W/L)_6 = 190$ and $I_6 = 95\mu$ A.

With $I_6 = 95\mu$ A the power dissipation is $P_{diss} = 2.5\text{V} \cdot (30\mu\text{A} + 95\mu\text{A}) = 0.3125\text{mW}$

9.) Finally, calculate $(W/L)_7$

$$(W/L)_7 = 6 \left(\frac{95 \times 10^{-6}}{30 \times 10^{-6}} \right) = 19 \approx 20$$
 \rightarrow $(W/L)_7 = 20$

Let us check the $V_{out}(min)$ specification although the W/L of M7 is so large that this is probably not necessary. The value of $V_{out}(min)$ is

$$V_{out}(min) = V_{DS7}(sat) = \sqrt{(2.95)/(120.20)} = 0.281 \text{V}$$

which is less than required. At this point, the first-cut design is complete.

CMOS Analog Circuit Design © P.E. Allen - 2010

Lecture 230 – Design of Two-Stage Op Amps (3/27/10)

Page 230-16


Example 230-1 - Continued

10.) Now check to see that the gain specification has been met

$$A_V = \frac{(94.25 \times 10^{-6})(942.5 \times 10^{-6})}{15 \times 10^{-6}(.06 + .08)95 \times 10^{-6}(.06 + .08)} = 3,180 \text{V/V}$$

which barely exceeds the specifications. Since we are at $2xL_{min}$, it won't do any good to increase the channel lengths. Decreasing the currents or increasing W_6/L_6 will help.

The figure below shows the results of the first-cut design. The W/L ratios shown do not account for the lateral diffusion discussed above. The next phase requires simulation.




RIGHT-HALF PLANE ZERO

Controlling the Right-Half Plane Zero

Why is the RHP zero a problem?

Because it boosts the magnitude but lags the phase - the worst possible combination for stability.



Solution of the problem:

The compensation comes from the *feedback path* through C_C , but the RHP zero comes from the *feedforward path* through C_C so eliminate the feedforward path!

CMOS Analog Circuit Design © P.E. Allen - 2010


Lecture 230 - Design of Two-Stage Op Amps (3/27/10)

Page 230-18

Use of Buffer to Eliminate the Feedforward Path through the Miller Capacitor

Model:

The transfer function is given by the following equation,



$$\frac{V_O(s)}{V_{\text{in}}(s)} = \frac{(g_{mI})(g_{mII})(R_I)(R_{II})}{1 + s[R_IC_I + R_{II}C_{II} + R_IC_C + g_{mII}R_{II}C_C] + s2[R_IR_{II}C_{II}(C_I + C_C)]}$$

Using the technique as before to approximate p_1 and p_2 results in the following

$$p_1 \approx \frac{-1}{R_I C_I + R_{II} C_{II} + R_I C_c + g_{mII} R_{I} R_{II} C_c} \approx \frac{-1}{g_{mII} R_I R_{II} C_c}$$

and

$$p_2 \approx \frac{-g_{mII}C_c}{C_{II}(C_I + C_c)}$$

Comments:

Poles are approximately what they were before with the zero removed.


For 45° phase margin, $|p_2|$ must be greater than GB

For 60° phase margin, $|p_2|$ must be greater than 1.73GB

Use of Buffer with Finite Output Resistance to Eliminate the RHP Zero

Assume that the unity-gain buffer has an output resistance of R_0 .

Model:



It can be shown that if the output resistance of the buffer amplifier, R_o , is not neglected that another pole occurs at,

$$p_4 \approx \frac{-1}{R_o[C_I C_C / (C_I + C_C)]}$$

and a LHP zero at

$$z_2 \approx \frac{-1}{R_o C_c}$$

Closer examination shows that if a resistor, called a *nulling resistor*, is placed in series with C_c that the RHP zero can be eliminated or moved to the LHP.


CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 230 - Design of Two-Stage Op Amps (3/27/10)

Page 230-20

Use of Nulling Resistor to Eliminate the RHP Zero (or turn it into a LHP zero)



Nodal equations:

$$\begin{split} g_{mI}V_{\text{in}} + \frac{V_I}{R_I} + sC_IV_I + \left(\frac{sC_c}{1 + sC_cR_z}\right)(V_I - V_{out}) &= 0 \\ g_{mII}V_I + \frac{V_o}{R_{II}} + sC_{II}V_{out} + \left(\frac{sC_c}{1 + sC_cR_z}\right)(V_{out} - V_I) &= 0 \end{split}$$

Solution:

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{a\{1 - s[(C_c/g_{mII}) - R_zC_c]\}}{1 + bs + cs^2 + ds^3}$$

where

$$\begin{aligned} a &= g_{mI}g_{mII}R_{I}R_{II} \\ b &= (C_{II} + C_{c})R_{II} + (C_{I} + C_{c})R_{I} + g_{mII}R_{I}R_{II}C_{c} + R_{z}C_{c} \\ c &= [R_{I}R_{II}(C_{I}C_{II} + C_{c}C_{I} + C_{c}C_{II}) + R_{z}C_{c}(R_{I}C_{I} + R_{II}C_{II})] \\ d &= R_{I}R_{II}R_{z}C_{I}C_{II}C_{c} \end{aligned}$$

[†] W.J. Parrish, "An Ion Implanted CMOS Amplifier for High Performance Active Filters", Ph.D. Dissertation, 1976, Univ. of CA., Santa Barbara.

CMOS Analog Circuit Design

© P.E. Allen - 2010

Use of Nulling Resistor to Eliminate the RHP - Continued

If R_z is assumed to be less than R_I or R_{II} and the poles widely spaced, then the roots of the above transfer function can be approximated as

$$p_1 \approx \frac{-1}{(1 + g_{mII}R_{II})R_IC_c} \approx \frac{-1}{g_{mII}R_{II}R_IC_c}$$

$$p_2 \approx \frac{-g_{mII}C_c}{C_IC_{II} + C_cC_I + C_cC_{II}} \approx \frac{-g_{mII}}{C_{II}}$$

$$p_4 = \frac{-1}{R_zC_I}$$

and

$$z_1 = \frac{1}{C_c(1/g_{mII} - R_z)}$$

Note that the zero can be placed anywhere on the real axis.

CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 230 - Design of Two-Stage Op Amps (3/27/10)

Page 230-22

A Design Procedure that Allows the RHP Zero to Cancel the Output Pole, p2

We desire that $z_1 = p_2$ in terms of the previous notation.

Therefore,

$$\frac{1}{C_c(1/g_{mII} - R_z)} = \frac{-g_{mII}}{C_{II}} \times \otimes \times \downarrow j\omega$$
The value of R_z can be found as $p_4 - p_2 - p_1 = z_1$ Fig. 430-06

$$R_z = \left(\frac{C_c + C_{II}}{C_c}\right) (1/g_{mII})$$

With p_2 canceled, the remaining roots are p_1 and p_4 (the pole due to R_7). For unity-gain stability, all that is required is that

$$|p_4| > A_v(0)|p_1| = \frac{A_v(0)}{g_{mII}R_{II}R_IC_c} = \frac{g_{mI}}{C_c}$$

$$(1/R_zC_I) > (g_{mI}/C_c) = GB$$

Substituting R_Z into the above inequality and assuming $C_{II} >> C_c$ results in


$$C_c > \sqrt{\frac{g_{mI}}{g_{mII}}C_IC_{II}}$$

This procedure gives excellent stability for a fixed value of C_{II} ($\approx C_L$).

Unfortunately, as C_L changes, p_2 changes and the zero must be readjusted to cancel p_2 .

Incorporating the Nulling Resistor into the Miller Compensated Two-Stage Op Amp

Circuit:



We saw earlier that the roots were:

$$p_1 = -\frac{g_{m2}}{A_v C_c} = -\frac{g_{m1}}{A_v C_c}$$

$$p_2 = -\frac{g_{m6}}{C_L}$$

$$p_4 = -\frac{1}{R_z C_I}$$

$$z_1 = \frac{-1}{R_z C_c - C_c / g_{m6}}$$

where $A_v = g_{m1}g_{m6}R_IR_{II}$.

(Note that p₄ is the pole resulting from the nulling resistor compensation technique.)

CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 230 - Design of Two-Stage Op Amps (3/27/10)

Page 230-24

Design of the Nulling Resistor (M8)

For the zero to be on top of the second pole (p_2) , the following relationship must hold

$$R_z = \frac{1}{g_{m6}} \left(\frac{C_L + C_c}{C_c} \right) = \left(\frac{C_c + C_L}{C_c} \right) \frac{1}{\sqrt{2K'_P S_6 I_6}}$$

The resistor, R_z , is realized by the transistor M8 which is operating in the active region because the dc current through it is zero. Therefore, R_z , can be written as

$$R_z = \frac{\partial v_{DS8}}{\partial i_{D8}} \Big|_{V_{DS8}=0} = \frac{1}{K'_P S_8 (V_{SG8} - |V_{TP}|)}$$

The bias circuit is designed so that voltage V_A is equal to V_B .

In the saturation region

$$|V_{GS10}| - |V_T| = \sqrt{\frac{2(I_{10})}{K'_P(W_{10}/L_{10})}} = |V_{GS8}| - |V_T|$$

$$\therefore R_z = \frac{1}{K'_P S_8} \sqrt{\frac{K'_P S_{10}}{2I_{10}}} = \frac{1}{S_8} \sqrt{\frac{S_{10}}{2K'_P I_{10}}}$$

Equating the two expressions for R_Z gives $\left(\frac{W_8}{L_8}\right) = \left(\frac{C_c}{C_L + C_c}\right) \sqrt{\frac{S_{10}S_6\overline{I_6}}{I_{10}}}$

Example 230-2 - RHP Zero Compensation

Use results of Ex. 230-1 and design compensation circuitry so that the RHP zero is moved from the RHP to the LHP and placed on top of the output pole p_2 . Use device data given in Ex. 230-1.

Solution

The task at hand is the design of transistors M8, M9, M10, M11, and bias current I_{10} . The first step in this design is to establish the bias components. In order to set V_A equal to V_B , then V_{SG11} must equal V_{SG6} . Therefore,

$$S_{11} = (I_{11}/I_6)S_6$$

Choose
$$I_{11} = I_{10} = I_9 = 15\mu A$$
 which gives $S_{11} = (15\mu A/95\mu A)190 = 30$.


The aspect ratio of M10 is essentially a free parameter, and will be set equal to 1. There must be sufficient supply voltage to support the sum of V_{SG11} , V_{SG10} , and V_{DS9} . The ratio of I_{10}/I_5 determines the (W/L) of M9. This ratio is

$$(W/L)_9 = (I_{10}/I_5)(W/L)_5 = (15/30)(6) = 3$$

Now $(W/L)_8$ is determined to be

$$(W/L)_8 \text{ is determined to be}$$

$$(W/L)_8 = \left(\frac{3pF}{3pF+10pF}\right) \sqrt{\frac{1\cdot190\cdot95\mu A}{15\mu A}} = 8$$



CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 230 – Design of Two-Stage Op Amps (3/27/10)

Page 230-26

Example 230-2 - Continued

It is worthwhile to check that the RHP zero has been moved on top of p_2 . To do this, first calculate the value of R_z . V_{SG8} must first be determined. It is equal to V_{SG10} , which is

$$V_{SG10} = \sqrt{\frac{2I_{10}}{K'_P S_{10}}} + |V_{TP}| = \sqrt{\frac{2 \cdot 15}{25 \cdot 1}} + 0.5 = 1.595 \text{V}$$

Next determine R_7 .

$$R_z = \frac{1}{K'_P S_8 (V_{SG10} - |V_{TP}|)} = \frac{10^6}{25 \cdot 8(1.595 - .7)} = 4.564 \text{k}\Omega$$

The location of z_1 is calculated as

$$z_1 = \frac{-1}{(4.564 \times 10^3)(3\times10^{-12}) - \frac{3\times10^{-12}}{950\times10^{-6}}} = -94.91\times10^6 \text{ rads/sec}$$

The output pole, p_2 , is

$$p_2 = -\frac{950 \times 10^{-6}}{10 \times 10^{-12}} = -95 \times 10^6 \text{ rads/sec}$$

Thus, we see that for all practical purposes, the output pole is canceled by the zero that has been moved from the RHP to the LHP.

The results of this design are summarized below where $L = 0.5 \mu m$.

$$W_8 = 4\mu \text{m}$$
 $W_9/L_9 = 1.5\mu \text{m}$ $W_{10} = 0.5\mu \text{m}$ and $W_{11} = 15 \mu \text{m}$

Fig. 6.3-4A

M11

1 M6B

 V_{SS}

An Alternate Form of Nulling Resistor

To cancel p_2 ,

$$z_1 = p_2 \rightarrow R_z = \frac{C_c + C_L}{g_{m6A}C_C} = \frac{1}{g_{m6B}}$$

Which gives

$$g_{m6B} = g_{m6A} \left(\frac{C_c}{C_c + C_L} \right)$$

In the previous example,

$$g_{m6A} = 950 \mu \text{S}, C_c = 3 \text{pF}$$

and $C_L = 10 \text{pF}$.

Choose $I_{6B} = 10 \mu A$ to get

$$g_{m6B} = \frac{g_{m6A}C_c}{C_c + C_L} \rightarrow \sqrt{\frac{2K_PW_{6B}I_{6B}}{L_{6B}}} = \left(\frac{C_c}{C_c + C_L}\right)\sqrt{\frac{2K_PW_{6A}I_{D6}}{L_{6A}}}$$

or

$$\frac{W_{6B}}{L_{6B}} = \left(\frac{3}{13}\right)^2 \frac{I_{6A}}{I_{6B}} \frac{W_{6A}}{L_{6A}} = \left(\frac{3}{13}\right)^2 \left(\frac{95}{10}\right) (190) = 96.12 \implies W_{6B} = 48\mu\text{m}$$


CMOS Analog Circuit Design

Lecture 230 – Design of Two-Stage Op Amps (3/27/10)

Page 230-28

Increasing the Magnitude of the Output Pole[†]

The magnitude of the output pole p_2 , can be increased by introducing gain in the Miller capacitor feedback path. For example,



The resistors R_1 and R_2 are defined as

$$R_1 = \frac{1}{g_{ds2} + g_{ds4} + g_{ds9}}$$
 and $R_2 = \frac{1}{g_{ds6} + g_{ds7}}$

where transistors M2 and M4 are the output transistors of the first stage.

Nodal equations:

$$I_{in} = G_1 V_1 - g_{m8} V_{s8} = G_1 V_1 - \left(\frac{g_{m8} s C_c}{g_{m8} + s C_c}\right) V_{out} \quad \text{and} \quad 0 = g_{m6} V_1 + \left[G_2 + s C_2 + \frac{g_{m8} s C_c}{g_{m8} + s C_c}\right] V_{out}$$

[†] B.K. Ahuja, "An Improved Frequency Compensation Technique for CMOS Operational Amplifiers," *IEEE J. of Solid-State Circuits*, Vol. SC-18, No. 6 (Dec. 1983) pp. 629-633.

CMOS Analog Circuit Design

© P.E. Allen - 2010

Increasing the Magnitude of the Output Pole - Continued

Solving for the transfer function V_{out}/I_{in} gives,

$$\frac{V_{out}}{I_{in}} = \left(\frac{-g_{m6}}{G_1 G_2}\right) \left[\frac{\left(1 + \frac{sC_c}{g_{m8}}\right)}{1 + s\left[\frac{C_c}{g_{m8}} + \frac{C_2}{G_2} + \frac{C_c}{G_2} + \frac{g_{m6}C_c}{G_1 G_2}\right] + s^2\left[\frac{C_cC_2}{g_{m8}G_2}\right]} \right]$$

Using the approximate method of solving for the roots of the denominator gives

$$p_{1} = \frac{\frac{-1}{C_{c}} \frac{-1}{g_{m8}} + \frac{C_{c}}{G_{2}} + \frac{C_{2}}{G_{2}} + \frac{g_{m6}C_{c}}{G_{1}G_{2}} \approx \frac{\frac{-6}{g_{m6}r_{ds}^{2}C_{c}}}{\frac{g_{m6}r_{ds}^{2}C_{c}}{6}}$$

$$p_{2} \approx \frac{\frac{g_{m6}r_{ds}^{2}C_{c}}{6}}{\frac{C_{c}C_{2}}{g_{m8}G_{2}}} = \frac{g_{m8}r_{ds}^{2}G_{2}}{6} \left(\frac{g_{m6}}{C_{2}}\right) = \left(\frac{g_{m8}r_{ds}}{3}\right) |p_{2}'|$$

and

where all the various channel resistance have been assumed to equal r_{ds} and p_2 ' is the output pole for normal Miller compensation.

Result:

Dominant pole is approximately the same and the output pole is increased by $\approx g_m r_{ds}$.

CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 230 – Design of Two-Stage Op Amps (3/27/10)

Page 230-30

Increasing the Magnitude of the Output Pole - Continued

In addition there is a LHP zero at $-g_{m8}/sC_c$ and a RHP zero due to C_{gd6} (shown dashed in the previous model) at g_{m6}/C_{gd6} .


Roots are:

Concept:

$$R_{out} = r_{ds7} || \left(\frac{3}{g_{m6}g_{m8}r_{ds8}} \right) \approx \frac{3}{g_{m6}g_{m8}r_{ds8}}$$

Therefore, the output pole is approximately,

$$|p_2| \approx \frac{g_m 6g_m 8^r ds 8}{3C_{\text{II}}}$$



POWER SUPPLY REJECTION RATIO OF THE TWO-STAGE OP AMP


$PSRR = \frac{A_v(V_{dd}=0)}{A_{dd}(V_{in}=0)}$


What is *PSRR*?

$$PSRR = \frac{A_v(V_{dd}=0)}{A_{dd}(V_{in}=0)}$$

How do you calculate PSRR?

You could calculate A_v and A_{dd} and divide, however





$$V_{out} = A_{dd}V_{dd} + A_{v}(V_1 - V_2) = A_{dd}V_{dd} - A_{v}V_{out} \rightarrow V_{out}(1 + A_{v}) = A_{dd}V_{dd}$$

$$\frac{V_{out}}{V_{dd}} = \frac{A_{dd}}{1 + A_v} \approx \frac{A_{dd}}{A_v} = \frac{1}{PSRR^+}$$
 (Good for frequencies up to GB)


CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 230 - Design of Two-Stage Op Amps (3/27/10)

Page 230-32


Approximate Model for PSRR+



- 1.) The M7 current sink causes V_{SG6} to act like a battery.
- 2.) Therefore, V_{dd} couples from the source to gate of M6.
- 3.) The path to the output is through any capacitance from gate to drain of M6. Conclusion:

The Miller capacitor C_c couples the positive power supply ripple directly to the output. Must reduce or eliminate C_c .

Approximate Model for PSRR⁻




What is Z_{out} ?

$$Z_{out} = \frac{V_t}{I_t} \implies I_t = g_{mII}V_1 = g_{mII} \left(\frac{g_{mI}V_t}{G_I + sC_I + sC_c}\right)$$

Thus,
$$Z_{out} = \frac{G_I + s(C_I + C_c)}{g_{mI}g_{MII}}$$

:.



$$\frac{V_{out}}{V_{ss}} = \frac{1 + \frac{r_{ds7}}{Z_{out}}}{1} = \frac{s(C_c + C_I) + G_I + g_{mI}g_{mII}r_{ds7}}{s(C_c + C_I) + G_I} \implies \text{Pole at } \frac{-G_I}{C_c + C_I}$$

The negative *PSRR* is much better than the positive *PSRR*.

CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 230 - Design of Two-Stage Op Amps (3/27/10)

Page 230-34

SUMMARY

- The output of the design of an op amp is
 - Schematic
 - DC currents
 - W/L ratios
 - Component values
- Design procedures provide an organized approach to creating the dc currents, *W/L* ratios, and the component values
- The right-half plane zero causes the Miller compensation to deteriorate
- Methods for eliminating the influence of the RHP zero are:
 - Nulling resistor
 - Increasing the magnitude of the output pole
- The *PSRR* of the two-stage op amp is poor because of the Miller capacitance, however, methods exist to eliminate this problem
- The two-stage op amp is a very general and flexible op amp