LECTURE 220 – INTRODUCTION TO OP AMPS LECTURE OUTLINE

Outline

- Op Amps
- Categorization of Op Amps
- Compensation of Op Amps
- Miller Compensation
- Other Forms of Compensation
- Op Amp Slew Rate
- Summary

CMOS Analog Circuit Design, 2nd Edition Reference

Pages 243-269

CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-2

OP AMPS

What is an Op Amp?

The op amp (operational amplifier) is a high gain, dc coupled amplifier designed to be used with negative feedback to precisely define a closed loop transfer function.

The basic requirements for an op amp:

- Sufficiently large gain (the accuracy of the signal processing determines this)
- Differential inputs
- Frequency characteristics that permit stable operation when negative feedback is applied

Other requirements:

- High input impedance
- Low output impedance
- High speed/frequency

Why Op Amps?


The op amp is designed to be used with single-loop, negative feedback to accomplish precision signal processing as illustrated below.

Single-Loop Negative Feedback Network

Op Amp Implementation of a Single-Loop Negative Feedback Network

 $V_{out}(s)$

060625-01



The voltage gain, $\frac{V_{out}(s)}{V_{in}(s)}$, can be shown to be equal to,

$$\frac{V_{Out}(s)}{V_{in}(s)} = \frac{A_{\mathcal{V}}(s)}{1 + A_{\mathcal{V}}(s)F(s)}$$

If the product of $A_{\nu}(s)F(s)$ is much greater than 1, then the voltage gain becomes,

$$\frac{V_{out}(s)}{V_{in}(s)} \approx \frac{1}{F(s)}$$
 \Rightarrow The precision of the voltage gain is defined by $F(s)$.

CMOS Analog Circuit Design

© P.E. Allen - 2010


Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-4

OP AMP CHARACTERIZATION

Linear and Static Characterization of the CMOS Op Amp

A model for a nonideal op amp that includes some of the linear, static nonidealities:



where

 R_{id} = differential input resistance

 C_{id} = differential input capacitance

 R_{icm} = common mode input resistance

 R_{icm} = common mode input capacitance

 V_{OS} = input-offset voltage

 $CMRR = \text{common-mode rejection ratio (when } v_1 = v_2 \text{ an output results)}$

 e_n^2 = voltage-noise spectral density (mean-square volts/Hertz)

Linear and Dynamic Characteristics of the Op Amp


Differential and common-mode frequency response:

$$V_{out}(s) = A_{v}(s)[V_{1}(s) - V_{2}(s)] \pm A_{c}(s) \left(\frac{V_{1}(s) + V_{2}(s)}{2}\right)$$

Differential-frequency response:

$$A_{\nu}(s) = \frac{A_{\nu 0}}{\left(\frac{s}{p_1} - 1\right)\left(\frac{s}{p_2} - 1\right)\left(\frac{s}{p_3} - 1\right)\cdots} = \frac{A_{\nu 0} p_1 p_2 p_3 \cdots}{(s - p_1)(s - p_2)(s - p_3)\cdots}$$

where p_1, p_2, p_3, \cdots are the poles of the differential-frequency response (ignoring zeros).



CMOS Analog Circuit Design © P.E. Allen - 2010

Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-6

Other Characteristics of the Op Amp

Power supply rejection ratio (PSRR):


$$PSRR = \frac{\Delta V_{DD}}{\Delta V_{OUT}} A_{\nu}(s) = \frac{V_o / V_{\text{in}} (V_{dd} = 0)}{V_o / V_{dd} (V_{\text{in}} = 0)}$$

Input common mode range (ICMR):

ICMR = the voltage range over which the input common-mode signal can vary without influence the differential performance


Slew rate (SR):

SR = output voltage rate limit of the op amp Settling time (T_s):



OP AMP CATEGORIZATION

Classification of CMOS Op Amps



CMOS Analog Circuit Design


© P.E. Allen - 2010

Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-8


Two-Stage CMOS Op Amp

Classical two-stage CMOS op amp broken into voltage-to-current and current-to-voltage stages:



Folded Cascode CMOS Op Amp

Folded cascode CMOS op amp broken into stages.



CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-10

COMPENSATION OF OP AMPS

Compensation

Objective

Objective of compensation is to achieve stable operation when negative feedback is applied around the op amp.

Types of Compensation

- 1. Miller Use of a capacitor feeding back around a high-gain, inverting stage.
 - Miller capacitor only
 - Miller capacitor with an unity-gain buffer to block the forward path through the compensation capacitor. Can eliminate the RHP zero.
 - Miller with a nulling resistor. Similar to Miller but with an added series resistance to gain control over the RHP zero.
- 2. Self compensating Load capacitor compensates the op amp (later).
- 3. Feedforward Bypassing a positive gain amplifier resulting in phase lead. Gain can be less than unity.

Because compensation plays such a strong role in design, it is considered before design.

 $\circ V_{out}(s)$ Fig. 120-01

F(s)

Single-Loop, Negative Feedback Systems

Block diagram:

A(s) = differential-mode voltage gain of the op amp

F(s) = feedback transfer function from the output of op amp back to the input.

Definitions:

• Open-loop gain = L(s) = -A(s)F(s)

$$V_{out}(s)$$
 $A(s)$

• Closed-loop gain = $\frac{V_{out}(s)}{V_{in}(s)} = \frac{A(s)}{1 + A(s)F(s)}$



The requirements for stability for a single-loop, negative feedback system is,

$$|A(j\omega_{360^{\circ}})F(j\omega_{360^{\circ}})| = |L(j\omega_{360^{\circ}})| < 1 - |A(j\omega_{0^{\circ}})F(j\omega_{0^{\circ}})| = |L(j\omega_{0^{\circ}})| < 1$$

 $V_{in}(s) \circ$

where ω_{360} °= ω_{0} ° is defined as

$$Arg[-A(j\omega_0^{\circ})F(j\omega_0^{\circ})] = Arg[L(j\omega_0^{\circ})] = 0^{\circ} = 360^{\circ}$$

Another convenient way to express this requirement is

$$Arg[-A(j\omega_{0dB})F(j\omega_{0dB})] = Arg[L(j\omega_{0dB})] > 0^{\circ}$$

where ω_{0dB} is defined as

$$|A(j\omega_{0dB})F(j\omega_{0dB})| = |L(j\omega_{0dB})| = 1$$


© P.E. Allen - 2010 CMOS Analog Circuit Design

Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-12

© P.E. Allen - 2010

Illustration of the Stability Requirement using Bode Plots




A measure of stability is given by the phase when $|A(j\omega)F(j\omega)| = 1$. This phase is called phase margin.

Phase margin = Φ_M = 360° - Arg[- $A(j\omega_{0dB})F(j\omega_{0dB})$] = 360° - Arg[$L(j\omega_{0dB})$]

Why Do We Want Good Stability?

Consider the step response of second-order system which closely models the closed-loop gain of the op amp connected in unity gain.



A "good" step response is one that quickly reaches its final value.

Therefore, we see that phase margin should be at least 45° and preferably 60° or larger. (A rule of thumb for satisfactory stability is that there should be less than three rings.) Note that good stability is not necessarily the quickest rise time.


CMOS Analog Circuit Design © P.E. Allen - 2010

Lecture 220 – Compensation of Op Amps (3/27/10)


Page 220-14

Uncompensated Frequency Response of Two-Stage Op Amps

Two-Stage Op Amps:



Small-Signal Model:



Note that this model neglects the base-collector and gate-drain capacitances for purposes of simplification.

Uncompensated Frequency Response of Two-Stage Op Amps - Continued

For the MOS two-stage op amp:


$$R_1 \approx \frac{1}{g_{m3}} \| r_{ds3} \| r_{ds1} \approx \frac{1}{g_{m3}}$$
 $R_2 = r_{ds2} \| r_{ds4}$ and $R_3 = r_{ds6} \| r_{ds7}$
 $C_1 = C_{gs3} + C_{gs4} + C_{bd1} + C_{bd3}$ $C_2 = C_{gs6} + C_{bd2} + C_{bd4}$ and $C_3 = C_L + C_{bd6} + C_{bd7}$

For the BJT two-stage op amp:

$$R_1 = \frac{1}{g_{m3}} \|r_{\pi 3}\|r_{\pi 4}\|r_{o1}\|r_{o3} \approx \frac{1}{g_{m3}} R_2 = r_{\pi 6} \|r_{o2}\|r_{o4} \approx r_{\pi 6} \text{ and } R_3 = r_{o6} \|r_{o7}$$

$$C_1 = C_{\pi 3} + C_{\pi 4} + C_{cs1} + C_{cs3} \qquad C_2 = C_{\pi 6} + C_{cs2} + C_{cs4} \qquad \text{and} \qquad C_3 = C_L + C_{cs6} + C_{cs7}$$

Assuming the pole due to C_1 is much greater than the poles due to C_2 and C_3 gives,



The locations for the two poles are given by the following equations

$$p'_1 = \frac{-1}{R_{\rm I}C_{\rm I}}$$
 and $p'_2 = \frac{-1}{R_{\rm II}C_{\rm II}}$


where RI(RII) is the resistance to ground seen from the output of the first (second) stage and $C_I(C_{\parallel})$ is the capacitance to ground seen from the output of the first (second) stage.

CMOS Analog Circuit Design © P.E. Allen - 2010

Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-16

Uncompensated Frequency Response of an Op Amp (F(s) = 1)




If we assume that F(s) = 1 (this is the worst case for stability considerations), then the above plot is the same as the loop gain.


Note that the phase margin is much less than 45° ($\approx 6^{\circ}$).

Therefore, the op amp must be compensated before using it in a closed-loop configuration.

MILLER COMPENSATION

Miller Compensation of the Two-Stage Op Amp





The various capacitors are:

 C_c = accomplishes the Miller compensation

 C_M = capacitance associated with the first-stage mirror (mirror pole)

 C_I = output capacitance to ground of the first-stage

 C_{II} = output capacitance to ground of the second-stage

CMOS Analog Circuit Design

Lecture 220 – Compensation of Op Amps (3/27/10)

Page 220-18


© P.E. Allen - 2010

Compensated Two-Stage, Small-Signal Frequency Response Model Simplified

Use the CMOS op amp to illustrate:


- 1.) Assume that $g_{m3} \gg g_{ds3} + g_{ds1}$
- 2.) Assume that $\frac{g_{m3}}{C_M} >> GB$

Therefore,



Same circuit holds for the BJT op amp with different component relationships.

General Two-Stage Frequency Response Analysis



where

$$g_{mI} = g_{m1} = g_{m2}, R_I = r_{ds2} || r_{ds4}, C_I = C_1$$

$$g_{mII} = g_{m6}, R_{II} = r_{ds6} || r_{ds7}, C_{II} = C_2 = C_L$$

Nodal Equations:

$$-g_{mI}V_{in} = [G_I + s(C_I + C_c)]V_2 - [sC_c]V_{out} \quad \text{and} \quad 0 = [g_{mII} - sC_c]V_2 + [G_{II} + sC_{II} + sC_c]V_{out}$$

Solving using Cramer's rule gives,

$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{g_{ml}(g_{mll} - sC_c)}{G_lG_{ll} + s \left[G_{ll}(C_l + C_{ll}) + G_l(C_{ll} + C_c) + g_{mll}C_c\right] + s^2 \left[C_lC_{ll} + C_cC_l + C_cC_{ll}\right]}$$

$$= \frac{A_o \left[1 - s \left(C_c/g_{mll}\right)\right]}{1 + s \left[R_l(C_l + C_{ll}) + R_{ll}(C_2 + C_c) + g_{mll}R_lR_{ll}C_c\right] + s^2 \left[R_lR_{ll}(C_lC_{ll} + C_cC_l + C_cC_{ll})\right]}$$

where, $A_o = g_{ml}g_{mll}R_lR_{ll}$

Where,
$$A_o = g_{ml}g_{mll}K_{lR}$$

In general, $D(s) = \left(1 - \frac{s}{p_1}\right) \left(1 - \frac{s}{p_2}\right) = 1 - s\left(\frac{1}{p_1} + \frac{1}{p_2}\right) + \frac{s^2}{p_1 p_2} \rightarrow D(s) \approx 1 - \frac{s}{p_1} + \frac{s^2}{p_1 p_2}$, if $|p_2| >> |p_1|$

$$\therefore \quad \boxed{p_1 = \frac{-1}{R_I(C_I + C_{II}) + R_{II}(C_{II} + C_c) + g_{mII}R_IR_{II}C_c} \approx \frac{-1}{g_{mII}R_IR_{II}C_c}}, \quad \boxed{z = \frac{g_{mII}}{C_c}}$$

$$p_{2} = \frac{-[R_{I}(C_{I}+C_{II})+R_{II}(C_{II}+C_{c})+g_{mII}R_{I}R_{II}C_{c}]}{R_{I}R_{II}(C_{I}C_{II}+C_{c}C_{I}+C_{c}C_{II})} \approx \frac{-g_{mII}C_{c}}{C_{I}C_{II}+C_{c}C_{I}+C_{c}C_{II}} \approx \frac{-g_{mII}C_{c}}{C_{II}}, C_{II} > C_{c} > C_{I}$$

CMOS Analog Circuit Design

Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-20

Summary of Results for Miller Compensation of the Two-Stage Op Amp

There are three roots of importance:

1.) Right-half plane zero:

$$z_1 = \frac{gmII}{C_C} = \frac{gm6}{C_C}$$

This root is very undesirable- it boosts the magnitude while decreasing the phase.

2.) Dominant left-half plane pole (the Miller pole):


$$p_1 \approx \frac{-1}{g_{mII}R_{I}R_{II}C_c} = \frac{-(g_{ds2} + g_{ds4})(g_{ds6} + g_{ds7})}{g_{m6}C_c}$$

This root accomplishes the desired compensation.


3.) Left-half plane output pole:

$$p_2 \approx \frac{-g_{mII}}{C_{II}} \approx \frac{-g_{m6}}{C_L}$$

 p_2 must be \geq unity-gainbandwidth or satisfactory phase margin will not be achieved. Root locus plot of the Miller compensation:



Compensated Open-Loop Frequency Response of the Two-Stage Op Amp



Note that the unity-gainbandwidth, GB, is

$$GB = A_{vd}(0) \cdot |p_I| = (g_{mI}g_{mII}R_IR_{II})\frac{1}{g_{mII}R_IR_{II}C_c} = \frac{g_{mI}}{C_c} = \frac{g_{m1}}{C_c} = \frac{g_{m2}}{C_c}$$

CMOS Analog Circuit Design

© P.E. Allen - 2010


Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-22

Conceptually, where do these roots come from?


1.) The Miller pole:

$$|p_1| \approx \frac{1}{R_{\rm I}(g_{m6}R_{\rm II}C_c)}$$




2.) The left-half plane output pole:

$$|p_2| \approx \frac{g_{m6}}{C_{\text{II}}}$$



3.) Right-half plane zero (*One source of zeros is from multiple paths from the input to output*):


$$v_{out} = \left(\frac{-g_{m6}R_{II}(1/sC_c)}{R_{II} + 1/sC_c}\right)v' + \left(\frac{R_{II}}{R_{II} + 1/sC_c}\right)v'' = \frac{-R_{II}\left(\frac{g_{m6}}{sC_c} - 1\right)}{R_{II} + 1/sC_c}v$$
 where $v = v' = v''$.



Further Comments on p2

The previous observations on p_2 can be proved as follows:

Find the resistance R_{Cc} seen by the compensation capacitor, C_c .



$$v_x = i_x R_{\text{I}} + (i_x + g_{m6} v_{gs6}) R_{\text{II}} = i_x R_{\text{I}} + (i_x + g_{m6} i_x R_{\text{I}}) R_{\text{II}}$$

Therefore,

$$R_{Cc} = \frac{v_x}{i_x} = R_{\rm I} + (1 + g_{m6}R_{\rm I})R_{\rm II} \approx g_{m6}R_{\rm I}R_{\rm II}$$

The frequency at which C_C begins to become a short is,

$$\frac{1}{\omega C_c} < g_{m6} R_{\text{I}} R_{\text{II}}$$
 or $\omega > \frac{1}{g_{m6} R_{\text{I}} R_{\text{II}} C_c} \approx |p_1|$

Thus, at the frequency where C_{II} begins to short the output, $C_{\mathcal{C}}$ is acting as a short.

CMOS Analog Circuit Design © P.E. Allen - 2010

Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-24

Influence of the Mirror Pole

Up to this point, we have neglected the influence of the pole, p_3 , associated with the current mirror of the input stage. A small-signal model for the input stage that includes C_3 is shown below:

The transfer function from the input to the output voltage of the first stage, $V_{o1}(s)$, can be written as

$$\frac{V_{o1}(s)}{V_{in}(s)} = \frac{-g_{m1}}{2(g_{ds2} + g_{ds4})} \left[\frac{g_{m3} + g_{ds1} + g_{ds3}}{g_{m3} + g_{ds1} + g_{ds3} + sC_3} + 1 \right] \approx \frac{-g_{m1}}{2(g_{ds2} + g_{ds4})} \left[\frac{sC_3 + 2g_{m3}}{sC_3 + g_{m3}} \right]$$

We see that there is a pole and a zero given as

$$p_3 = -\frac{g_{m3}}{C_3}$$
 and $z_3 = -\frac{2g_{m3}}{C_3}$

Summary of the Conditions for Stability of the Two-Stage Op Amp

• Unity-gainbandwith is given as:

$$GB = A_{v}(0) \cdot |p_{1}| = (g_{mI}g_{mII}R_{I}R_{II}) \cdot \left(\frac{1}{g_{mII}R_{I}R_{II}C_{c}}\right) = \frac{g_{mI}}{C_{c}} = (g_{m1}g_{m2}R_{1}R_{2}) \cdot \left(\frac{1}{g_{m2}R_{1}R_{2}C_{c}}\right) = \frac{g_{m1}}{C_{c}}$$

• The requirement for 45° phase margin is:

$$\pm 180^{\circ}$$
 - Arg[Loop Gain] = $\pm 180^{\circ}$ - tan-1 $\left(\frac{\omega}{|p_1|}\right)$ - tan-1 $\left(\frac{\omega}{|p_2|}\right)$ - tan-1 $\left(\frac{\omega}{z}\right)$ = 45°

Let $\omega = GB$ and assume that $z \ge 10GB$, therefore we get,

$$\pm 180^{\circ} - \tan^{-1}\left(\frac{GB}{|p_{1}|}\right) - \tan^{-1}\left(\frac{GB}{|p_{2}|}\right) - \tan^{-1}\left(\frac{GB}{z}\right) = 45^{\circ}$$

$$135^{\circ} \approx \tan^{-1}(A_{V}(0)) + \tan^{-1}\left(\frac{GB}{|p_{2}|}\right) + \tan^{-1}(0.1) = 90^{\circ} + \tan^{-1}\left(\frac{GB}{|p_{2}|}\right) + 5.7^{\circ}$$

$$39.3^{\circ} \approx \tan^{-1}\left(\frac{GB}{|p_{2}|}\right) \Rightarrow \frac{GB}{|p_{2}|} = 0.818 \Rightarrow \boxed{|p_{2}| \ge 1.22GB}$$

• The requirement for 60° phase margin:

$$|p2| \ge 2.2GB \text{ if } z \ge 10GB$$

• If 60° phase margin is required, then the following relationships apply:

$$\frac{g_{m6}}{C_c} > \frac{10g_{m1}}{C_c} \implies \boxed{g_{m6} > 10g_{m1}} \quad \text{and } \frac{g_{m6}}{C_2} > \frac{2.2g_{m1}}{C_c} \implies \boxed{C_c > 0.22C_2}$$

CMOS Analog Circuit Design

© P.E. Allen - 2010


Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-26

OTHER FORMS OF COMPENSATION

Feedforward Compensation

Use two parallel paths to achieve a LHP zero for lead compensation purposes.



$$\frac{V_{out}(s)}{V_{in}(s)} = \frac{AC_c}{C_c + C_{II}} \left(\frac{s + g_{mII}/AC_c}{s + 1/[R_{II}(C_c + C_{II})]} \right)$$


To use the LHP zero for compensation, a compromise must be observed.

- Placing the zero below GB will lead to boosting of the loop gain that could deteriorate the phase margin.
- Placing the zero above GB will have less influence on the leading phase caused by the

Note that a source follower is a good candidate for the use of feedforward compensation.

Self-Compensated Op Amps

Self compensation occurs when the load capacitor is the compensation capacitor (can never be unstable for resistive feedback)



Voltage gain:

$$\frac{v_{out}}{v_{in}} = A_v(0) = G_m R_{out}$$

Dominant pole:

$$p_1 = \frac{-1}{R_{out}C_L}$$

Unity-gainbandwidth:

$$GB = A_{v}(0) \cdot |p_{1}| = \frac{G_{m}}{C_{L}}$$

Stability:

Large load capacitors simply reduce GB but the phase is still 90° at GB.

© P.E. Allen - 2010 CMOS Analog Circuit Design


Lecture 220 - Compensation of Op Amps (3/27/10)

Page 220-28


FINDING ROOTS BY INSPECTION

Identification of Poles from a Schematic

- 1.) Most poles are equal to the reciprocal product of the resistance from a node to ground and the capacitance connected to that node.
- 2.) Exceptions (generally due to feedback):
 - a.) Negative feedback:




b.) Positive feedback (A<1):



Identification of Zeros from a Schematic


1.) Zeros arise from poles in the feedback path.

If
$$F(s) = \frac{1}{\frac{s}{p_1} + 1}$$
,




then
$$\frac{V_{out}}{V_{in}} = \frac{A(s)}{1 + A(s)F(s)} = \frac{A(s)}{1 + A(s)\frac{1}{p_1} + 1} = \frac{A(s)\left(\frac{s}{p_1} + 1\right)}{\frac{s}{p_1} + 1 + A(s)}$$

- 2.) Zeros are also created by two paths from the input to the output and one of more of the paths is frequency dependent.
- 3.) Zeros also come from simple *RC* networks.



$$\frac{V_{out}}{V_{in}} = \frac{s + 1/(R_1 C_1)}{s + 1/(R_1 || R_2) C_1}$$



CMOS Analog Circuit Design

© P.E. Allen - 2010

Lecture 220 - Compensation of Op Amps (3/27/10)


Page 220-30

CMOS OP AMP SLEW RATE

Slew Rate of a Two-Stage CMOS Op Amp

Remember that slew rate occurs when currents flowing in a capacitor become limited and is given as

 $I_{lim} = C \frac{dv_C}{dt}$ where v_C is the voltage across the capacitor C.



$$SR^{+} = \min \left[\frac{I_5}{C_c}, \frac{I_6 - I_5 - I_7}{C_L} \right] = \frac{I_5}{C_c} \text{ because } I_6 >> I_5 \qquad SR^{-} = \min \left[\frac{I_5}{C_c}, \frac{I_7 - I_5}{C_L} \right] = \frac{I_5}{C_c} \text{ if } I_7 >> I_5.$$

Therefore, if C_L is not too large and if I_7 is significantly greater than I_5 , then the slew rate of the two-stage op amp should be, I_5/C_c .

SUMMARY

- Op amps achieve accuracy by using negative feedback
- Compensation is required to insure that the feedback loop is stable
- The degree of stability is measured by phase margin and is necessary to achieve small settling times
- A compensated op amp will have one dominant pole and all other poles will be greater than *GB*
- A two-stage op amp requires some form of Miller compensation
- A high output resistance op amp is compensated by the load capacitor
- Poles of a CMOS circuit are generally equal to the negative reciprocal of the product of the resistance to ground from a node times the sum of the capacitances connected to that node.
- The slew rate of the two-stage op amp is equal to the input differential stage current sink/source divided by the Miller capacitor

CMOS Analog Circuit Design

© P.E. Allen - 2010