

CPS2001

-

Assignment 4

Full name: Miguel Dingli

I.D: 49997M


Course: B.Sc. (Hons) in Computing Science

Table of Contents

Task A – Cyclic Functions	2
1.1 Actor System Diagram	2
1.2 Message Flow Excerpt	2
Task B – Circuit Simulator	3
2.1 Assumptions	3
2.2 Actor System Diagram	3
2.2.1 Probe Diagram	4
2.2.2 Inverter Diagram.....	4
2.2.3 And Diagram	4
2.2.4 Or Diagram	4
2.2.5 OrAlt Diagram	4
2.2.6 Half Adder Diagram	5
2.2.7 Full Adder Diagram	5
2.2.8 Demux2 Diagram	6
2.2.9 Demux Diagram	6
2.3 Message Flow Excerpt	7
2.3.1 Probe Message Flow Excerpt.....	7
2.3.2 Inverter Message Flow Excerpt	7
2.3.3 And Message Flow Excerpt.....	7
2.3.4 Or Message Flow Excerpt	8
2.3.5 OrAlt Message Flow Excerpt.....	8
2.3.6 Half Adder Message Flow Excerpt.....	9
2.3.7 Full Adder Message Flow Excerpt.....	9
2.3.8 Demux2 Message Flow Excerpt.....	10
2.3.9 Demux Message Flow Excerpt.....	10

Task A – Cyclic Functions

1.1 Actor System Diagram



Note: in the actor system diagram, **System** serves as the implicit actor that is the creator of ActorA and ActorB and the sender of the first message, *Start*, to ActorA.

1.2 Message Flow Excerpt

The following is a message flow excerpt in the form of a list of messages sent/received, starting from the first message send to ActorA up to when the fourth value in the sequence, 666, is generated:

	Messages sent/received	ActorA state	ActorB state
1.	System sends Start to ActorA	/	Nil
2.	ActorA receives Start from System and... ...sends SendValue to self ...sends NextF to self	0	Nil
3.	ActorA receives SendValue from self and... ...sends x to ActorB	...	Nil
4.	ActorB receives x from ActorA	...	List(0)
5.	ActorA receives NextF from self and... ...sends SendValue to self ...sends NextG to self	1000	...
6.	ActorA receives SendValue from self and... ...sends x to ActorB
7.	ActorB receives x from ActorA	...	List(0, 1000)
8.	ActorA receives NextG from self and... ...sends SendValue to self ...sends NextF to self	333	...
9.	ActorA receives SendValue from self and... ...sends x to ActorB
10.	ActorB receives x from ActorA	...	Nil
11.	ActorA receives NextF from self and... ...sends SendValue to self ...sends NextG to self	666	...

Task B – Circuit Simulator

2.1 Assumptions

The following is a list of assumptions taken:


- It is not required that when a component is subscribed to a wire, it is initialized to the current state of the wire. State of components changes when the input wire/s are sent a `StateChange` message.
- No component will subscribe to the same wire more than once, since the component's `ActorRef` would have to be entered more than once in the `Map` as a key, which violates the uniqueness of the keys.
- It is not required that all actors should be explicitly given a name. Actors created by component actors (i.e. by `OrAlt`, `HalfAdder`, `FullAdder`, `Demux`, and `Demux2`) were not given an explicit name, so as to avoid problems of duplicate actor names.

2.2 Actor System Diagram


The following is a list of considerations for the diagrams:

- By default, it is assumed that actors have a '*System*' parent actor, unless otherwise indicated.
- **Purple** actors represent the main actor of a component, created by the *System* actor.
- **Blue** actors represent general actors, created by the component's main (**purple**) actor.
- In some cases, to make diagrams clearer, parent-child relationships were not visualised and are instead assumed from the definition of the blue actors (i.e. their parent is the purple actor).
- It is assumed that input *Wire* actors receive boolean messages from the *outside world*.
- Two *Wire* actors on top of each other means that the indicated message types going out of or into any of the two actors can be sent from and received by both actors involved.
- Finally, the following will be assumed from the `OrAlt` component, onwards:
 - `AC` = `AddComponent(wireName, actor)`
 - `SC` = `StateChange(wireName, newState)`
 - `C` = current: Boolean


2.2.1 Probe Diagram




2.2.2 Inverter Diagram




2.2.3 And Diagram




2.2.4 Or Diagram




2.2.5 OrAlt Diagram



2.2.6 Half Adder Diagram



2.2.7 Full Adder Diagram



2.3 Message Flow Excerpt

2.3.1 Probe Message Flow Excerpt

The following is a message flow excerpt for a sample input combination in the form of a list of messages sent/received starting from the creation of the Probe, up to the when a StateChange message is received:

Messages sent/received		Input0 state
1.	Probe sends AddComponent(name, self) to <i>input0 Wire</i>	False
2.	<i>Input0 Wire</i> receives AddComponent(name, actor) from Probe	...
3.	System sends <i>true</i> to <i>input0 Wire</i>	...
4.	<i>Input0 Wire</i> receives <i>true</i> from System and... ...sends StateChange(true) to Probe	True
5.	Probe receives StateChange(true) from <i>input0 Wire</i>	...

2.3.2 Inverter Message Flow Excerpt

The following is a message flow excerpt for a sample input combination in the form of a list of messages sent/received starting from the creation of the Inverter, up to when the final values are reached:

Messages sent/received		Input0 state	Output0 state
1.	Inverter sends AddComponent(name, self) to <i>input0 Wire</i>	False	False
2.	<i>Input0 Wire</i> receives AddComponent(name, actor) from Inverter
3.	System sends <i>true</i> to <i>input0 Wire</i>
4.	<i>Input0 Wire</i> receives <i>true</i> from System and... ...sends StateChange(true) to Inverter	True	...
5.	Inverter receives StateChange(true) from <i>input0 Wire</i> and... ...sends <i>!true</i> to <i>output0 Wire</i> after a delay
6.	<i>Output0 Wire</i> receives <i>false</i> from Inverter	...	False

2.3.3 And Message Flow Excerpt

The following is a message flow excerpt for a sample input combination in the form of a list of messages sent/received starting from the creation of the And, up to when the final values are reached:

Messages sent/received		Input0 state	Input1 state	Output0 state
1.	And sends AddComponent(name, self) to <i>input0 Wire</i>	False	False	False
2.	And sends AddComponent(name, self) to <i>input1 Wire</i>
3.	<i>Input0 Wire</i> receives AddComponent(name, actor) from And
4.	<i>Input1 Wire</i> receives AddComponent(name, actor) from And
5.	System sends <i>true</i> to <i>input1 Wire</i>
6.	<i>Input1 Wire</i> receives <i>true</i> from System and... ...sends StateChange(true) to And	...	True	...
7.	And receives StateChange(true) from <i>input1 Wire</i> and... ...sends <i>false && true</i> to <i>output0 Wire</i> after a delay
8.	<i>Output0 Wire</i> receives <i>false</i> from And	False

2.3.4 Or Message Flow Excerpt

The following is a message flow excerpt for a sample input combination in the form of a list of messages sent/received starting from the creation of the Or, up to when the final values are reached:

	Messages sent/received	Input0 state	Input1 state	Output0 state
1.	Or sends AddComponent(name, self) to <i>input0 Wire</i>	False	False	False
2.	Or sends AddComponent(name, self) to <i>input1 Wire</i>
3.	<i>Input0 Wire</i> receives AddComponent(name, actor) from Or
4.	<i>Input1 Wire</i> receives AddComponent(name, actor) from Or
5.	System sends <i>true</i> to <i>input1 Wire</i>
6.	<i>Input1 Wire</i> receives <i>true</i> from System and... ...sends StateChange(true) to Or	...	True	...
7.	Or receives StateChange(true) from <i>input1 Wire</i> and... ...sends <i>false true</i> to <i>output0 Wire</i> after a delay
8.	<i>Output0 Wire</i> receives <i>true</i> from Or	True

2.3.5 OrAlt Message Flow Excerpt

The following is a message flow excerpt for a sample input combination in the form of a list of messages sent/received starting from the first message from System, up to when the final values are reached:

	Messages sent/received	Input0 state	Input1 state	Output0 state
1.	System sends <i>true</i> to <i>input1 Wire</i>	False	False	False
2.	<i>Input1 Wire</i> receives <i>true</i> from System and... ...sends StateChange(true) to Inverter
3.	Inverter receives StateChange(true) from <i>input1 Wire</i> and... ...sends <i>!true</i> to <i>not1_out Wire</i> after a delay
4.	<i>Not1_out Wire</i> receives <i>false</i> from Inverter and... ...sends StateChange(false) to And	...	True	...
5.	And receives StateChange(false) from <i>not1_out Wire</i> and... ...sends <i>false && false</i> to <i>and_out Wire</i> after a delay
6.	<i>and_out Wire</i> receives <i>false</i> from And and... ...sends StateChange(false) to Inverter
7.	Inverter receives StateChange(false) from <i>and_out Wire</i> and... ...sends <i>!false</i> to <i>output0 Wire</i> after a delay
8.	<i>Output0 Wire</i> receives <i>true</i> from Inverter	True

2.3.6 Half Adder Message Flow Excerpt

The following is a message flow excerpt for a sample input combination in the form of a list of messages sent/received starting from the first message sent by System, up to when the final values are reached. StateChange messages and details about messages received were excluded.

	Messages sent/received	Input0	Input1	Output -Sum	Output -Carry
1.	System sends <i>false</i> to <i>input0 Wire</i>	False	False	False	False
2.	System sends <i>true</i> to <i>input1 Wire</i>	...	True
3.	... Inverter sends <i>!false</i> to <i>not0_Out Wire</i>
4.	... Inverter sends <i>!true</i> to <i>not1_Out Wire</i>
5.	... And sends <i>false && false</i> to <i>and_0Not1_Out Wire</i>
6.	... And sends <i>true && true</i> to <i>and_1Not0_Out Wire</i>
7.	... Or sends <i>false true</i> to <i>outputSum Wire</i>	True	...
8.	... And sends <i>false && true</i> to <i>outputCarry Wire</i>	False

2.3.7 Full Adder Message Flow Excerpt

The following is a message flow excerpt for a sample input combination in the form of a list of messages sent/received starting from the first message sent by System, up to when the final values are reached. StateChange messages and details about messages received were excluded.

	Messages sent/received	Input0	Input1	Input- Carry	Output -Sum	Output -Carry
1.	System sends <i>false</i> to <i>input0 Wire</i>	False	False	False	False	False
2.	System sends <i>true</i> to <i>input1 Wire</i>	...	True
3.	System sends <i>true</i> to <i>carry Wire</i>	True
4.	... HalfAdder (based on input1 and carry) sends <i>false</i> to <i>sum1_Out Wire</i>
5.	... HalfAdder (based on input1 and carry) sends <i>true</i> to <i>carry1_Out Wire</i>
6.	... HalfAdder (based on input0 and sum1_Out) sends <i>false</i> to <i>outputSum Wire</i>	False	...
7.	... HalfAdder (based on input0 and sum1_Out) sends <i>false</i> to <i>carry2_Out Wire</i>
8.	... Or (based on carry1_Out and carry2_Out) sends <i>true</i> to <i>outputCarry Wire</i>	True

2.3.8 Demux2 Message Flow Excerpt

The following is a message flow excerpt for a sample input combination in the form of a list of messages sent/received starting from the first message sent by System, up to when the final values are reached. StateChange messages and details about messages received were excluded.

	Messages sent/received	Input	Control	Output1	Output0
1.	System sends <i>true</i> to <i>input Wire</i>	True	False	False	False
2.	System sends <i>false</i> to <i>control Wire</i>	...	False
3.	...Inverter (based on control) sends <i>!false</i> to <i>notCtrl_Out</i>
4.	...And (based on input and notCtrl_Out) sends <i>true && true</i> to <i>output0 Wire</i>	True
5.	...And (based on input and control) sends <i>true && false</i> to <i>output1 Wire</i>	False	...

2.3.9 Demux Message Flow Excerpt

The following is a message flow excerpt for a sample input combination in the form of a list of messages sent/received starting from the first message sent by System, up to when the final values are reached. StateChange messages and details about messages received were excluded.

	Messages sent/received	Input	Ctrl1	Ctrl0	Out3	Out2	Out1	Out0
1.	System sends <i>true</i> to <i>input Wire</i>	True	False	False	False	False	False	False
2.	System sends <i>false</i> to <i>control1 Wire</i>	...	False
3.	System sends <i>true</i> to <i>control0 Wire</i>	True
4.	...Demux2 (based on input and ctrl1) sends <i>false</i> to <i>demux2_out1 Wire</i>
5.	...Demux2 (based on input and ctrl1) sends <i>true</i> to <i>demux2_out0 Wire</i>
...Demux based on demux2_out1 as input, and ctrl0 as output is now created...								
...Demux based on demux2_out0 as input, and ctrl0 as output is now created...								
6.	...Demux2 (based on demux2_out1 and ctrl0) sends <i>false</i> to <i>output3 Wire</i>	False
7.	...Demux2 (based on demux2_out1 and ctrl0) sends <i>false</i> to <i>output2 Wire</i>	False
8.	...Demux2 (based on demux2_out0 and ctrl0) sends <i>true</i> to <i>output1 Wire</i>	True	...
9.	...Demux2 (based on demux2_out0 and ctrl0) sends <i>false</i> to <i>output0 Wire</i>	False