

IoT Gateway

WITH AES-128 CRYPTOGRAPHY

Miguel Vila (107276)
Sistemas Integrados para Aplicações Embutidas



Context ?

- IoT devices transmit sensitive sensor data over networks
- Lightweight, low-latency encryption is essential for constrained devices
- Software-only encryption is slow and exposes timing side-channels

Problem ?

How to provide real-time, secure sensor telemetry on resource-constrained embedded hardware?



deti

universidade de aveiro
departamento de eletrónica,
telecomunicações e informática

Approach ?

- Implement AES-128 encryption as a custom hardware accelerator on
FPGA
- Integrate with sensors, networking, and a monitoring application
 - Build a complete end-to-end encrypted IoT gateway



Advanced Encryption Standard (AES)

Category: Computer Security

Subcategory: Cryptography

Information Technology Laboratory
National Institute of Standards and Technology
Gaithersburg, MD 20899-8900

This publication is available free of charge from:
<https://doi.org/10.6028/NIST.FIPS.197-upd1>

Published November 26, 2001; Updated May 9, 2023




U.S. Department of Commerce
Donald L. Evans, Secretary


Technology Administration
Phillip J. Bond, Under Secretary for Technology


National Institute of Standards and Technology
Karen H. Brown, Acting Director

4	Mathematical Preliminaries	8
4.1	Addition in $GF(2^8)$	8
4.2	Multiplication in $GF(2^8)$	8
4.3	Multiplication of Words by a Fixed Matrix	9
4.4	Multiplicative Inverses in $GF(2^8)$	10
5	Algorithm Specifications	11
5.1	CIPHER()	12
5.1.1	SUBBYTES()	13
5.1.2	SHIFTRows()	14
5.1.3	MIXCOLUMNS()	15
5.1.4	ADDROUNDKEY()	16
5.2	KEYEXPANSION()	17





Round Number	Start of Round				After SubBytes				After ShiftRows				After MixColumns				Round Key Value			
input	32	88	31	e0												2b	28	ab	09	
	43	5a	31	37												7e	ae	f7	cf	
	f6	30	98	07												15	d2	15	4f	
	a8	8d	a2	34												16	a6	88	3c	
1	19	a0	9a	e9	d4	e0	b8	1e	d4	e0	b8	1e	04	e0	48	28	a0	88	23	2a
	3d	f4	c6	f8	27	bf	b4	41	bf	b4	41	27	66	cb	f8	06	fa	54	a3	6c
	e3	e2	8d	48	11	98	5d	52	5d	52	11	98	81	19	d3	26	fe	2c	39	76
	be	2b	2a	08	ae	f1	e5	30	30	ae	f1	e5	e5	9a	7a	4c	17	b1	39	05
2	a4	68	6b	02	49	45	7f	77	49	45	7f	77	58	1b	db	1b	f2	7a	59	73
	9c	9f	5b	6a	de	db	39	02	db	39	02	de	4d	4b	e7	6b	c2	96	35	59
	7f	35	ea	50	d2	96	87	53	87	53	d2	96	ca	5a	ca	b0	95	b9	80	f6
	f2	2b	43	49	89	f1	1a	3b	3b	89	f1	1a	f1	ac	a8	e5	f2	43	7a	7f
3	aa	61	82	68	ac	ef	13	45	ac	ef	13	45	75	20	53	bb	3d	47	1e	6d
	8f	dd	d2	32	73	c1	b5	23	c1	b5	23	73	ec	0b	c0	25	80	16	23	7a
	5f	e3	4a	46	cf	11	d6	5a	d6	5a	cf	11	09	63	cf	d0	47	fe	7e	88
	03	ef	d2	9a	7b	df	b5	b8	b8	7b	df	b5	93	33	7c	dc	7d	3e	44	3b





System Architecture





◀ Design Timing Summary ▶


Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 1.024 ns	Worst Hold Slack (WHS): 0.013 ns	Worst Pulse Width Slack (WPWS): 2.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 27879	Total Number of Endpoints: 27764	Total Number of Endpoints: 9368

All user specified timing constraints are met.


Utilization				Post-Synthesis	Post-Implementation
				Graph	Table
Resource	Utilization	Available	Utilization %		
LUT	8627	63400	13.61		
LUTRAM	1010	19000	5.32		
FF	10570	126800	8.34		
BRAM	53	135	39.26		
IO	58	210	27.62		
BUFG	10	32	31.25		
MMCM	1	6	16.67		

Data Flow

FPGA Gateway (192.168.1.10)



PC Controller



UDP: 5000

Broadcast

UDP: 6000

Unicast

Packet Format

Byte 0 — Packet type (plaintext)

Value	Meaning
0x01	Sensor report

Bytes 1-16 — Encrypted sensor payload

After decryption with the pre-shared key, the 16-byte block has this layout:

Byte(s)	Field	Format	Description
0	Sequence	u8	Counter (0-255)
1-2	LED state	Big-endian u16	Current output state of 16 LEDs
3-4	Switch state	Big-endian u16	Current state of 16 DIP switches
5	Button state	Bits [4:0]	Current state of 5 push buttons
6-7	Temperature	Big-endian u16	ADT7420 raw 13-bit
8-9	Accel X	Big-endian s16	ADXL362 X-axis 12-bit
10-11	Accel Y	Big-endian s16	ADXL362 Y-axis
12-13	Accel Z	Big-endian s16	ADXL362 Z-axis
14-15	Reserved	Zero	Available for future sensors

DEMO

Lets see it in action!



universidade de aveiro
departamento de eletrónica,
telecomunicações e informática

FPGA Monitor

FPGA I/O Monitor

LEDs (click to toggle)

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Switches

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Buttons

0 1 2 3 4

Temperature
23.9 °C

Accelerometer
X: 944 mg Y: -320 mg Z: 115 mg

Controls

Delay (ms): 100 [OK]

AES Key: 2B7E131623AED2A8A8E71344090CF4F3C [OK]

[X] Accel Window

Seq: 166 | Packets: 160425 | Last update: 06:15:58

Final Remarks

