

This material copyrighted by its respective manufacturer

© 1980 National Semiconductor Corporation

TRI-STATE is a registered trademark of National Semiconductor Corporation

1-10484C-1

Connection Diagram

CMOS, except that it has improved AC timing specifications and it is original IN216420, IN28520A, IN216C420 and IN285C20A. The PC16420C/IN216420 is functionally equivalent to the CMOS.

ing National Semiconductor's advanced 1.5 μ m CMOS pro- Receiver/Transmitter (UART). The UART is indicated us- tion of the PC8520C/IN28520-B Universal Asynchronous. The PC16420C/IN216420 is an improved specification ver- sion of the PC8520C/IN28520-B Universal Asynchronous. The PC16420C/IN216420 is an improved specification ver- sion of the PC8520C/IN28520-B Universal Asynchronous. The PC16420C/IN216420 is an improved specification ver- sion of the PC8520C/IN28520-B Universal Asynchronous.

to the user's requirements, minimizing the computing re- processor-interrupt system. Interrupts can be programmed UART includes a complete MODEM-control capability and a clock to drive the receiver logic. The clock is also in- put divisors of 1 to (512 - 1), and producing a 16 \times clock for that is capable of dividing the timing reference clock input. The UART includes a programmable baud rate generator ing, or break interrupt).

UART, as well as any error conditions (parity, overrun, fram- error of the transfer operations being performed by the tion. Status information reported includes the type and con- status of the UART at any time during the functional opera- ceived from the CPU. The CPU can read the complete and parallel-to-serial conversion on data characters re- ceived from a peripheral device or a MODEM. The UART performs serial-to-parallel conversion on data 8-bit bidirectional data bus.

the functional configuration of the UART via a TRI-STATE[®] a microcomputer system. The system software determines This part functions as a serial data input/output interface in

General Description

Universal Asynchronous Receiver/Transmitter
PC16420C/IN216420, PC8520A/IN28520A

National

July 1980

PC16420C/IN216420, PC8520A/IN28520A, 03467211/03467211

- Fully prioritized interrupt system controls:
 - Break, parity, overrun, framing error, jamming, isolation
 - Goodback controls for communications link fault
- Internal diagnostic capabilities:
- Line break generation and detection, pins and control pins
- TRI-STATE TTL drive capabilities for bidirectional data
- Complete status reporting capabilities
- False start bit detection:
 - Band generation (DC to 556 kHz)
 - 1-, 1.5-, or 5-stop bit generation
 - Even, odd, or no-parity bit generation and detection
 - 2-, 3-, 4-, or 8-bit characters
- Fully programmable serial-interface characteristics: and DCD)
- MODEM control functions (CTS, RTS, DSR, DTR, RI)
- Independent receiver clock input:
 - 16 \times clock
 - but clock by 1 to (512 - 1) and generates the internal
- Programmable baud generator allows division of any in- and data set interrupts
- Independently controlled transmit, receive, line status, data
- One synchronization between the CPU and the serial
- Holding and shift registers eliminate the need for pre- stream
- 16-bit (start, stop, and parity) to or from serial data
- Adds or deletes standard asynchronous communication
- Easily interfaces to most popular microprocessors

Features

This material copyrighted by its respective manufacturer