This Material Copyrighted By Its Respective Manufacturer

HOA G 2 400



July 1990

## Universal Asynchronous Receiver/Transmitter PC16450C/NS16450, PC8250A/INS8250A

## General Description

8-bit bidirectional data bus. the functional configuration of the UART via a TRI-STATE® a microcomputer system. The system software determines This part functions as a serial data input/output interface in

ing, or break interrupt). UART, as well as any error conditions (parity, overrun, framdition of the transfer operations being performed by the tion. Status information reported includes the type and constatus of the UART at any time during the functional operaceived from the CPU. The CPU can read the complete and parallel-to-serial conversion on data characters recharacters received from a peripheral device or a MODEM, The UART performs serial-to-parallel conversion on data

quired to handle the communications link. to the user's requirements, minimizing the computing reprocessor-interrupt system. Interrupts can be programmed UART includes a complete MODEM-control capability and a cluded to use this 16 × clock to drive the receiver logic. The driving the internal transmitter logic. Provisions are also inby divisors of 1 to (216-1), and producing a 16 × clock for that is capable of dividing the timing reference clock input The UART includes a programmable baud rate generator


ing National Semiconductor's advanced 1.25 μ CMOS pro-Receiver/Transmitter (UART). The UART is fabricated ussion of the PC8250C/INS8250-B Universal Asynchronous The PC16450C/NS16450 is an improved specification ver-

except that it has improved AC timing specifications and it is original NS16450, INS8250A, NS16C450 and INS82C50A, The PC16450C/NS16450 is functionally equivalent to the

## Features

- Easily interfaces to most popular microprocessors.
- bits (start, stop, and parity) to or from serial data Adds or deletes standard asynchronous communication
- cise synchronization between the CPU and the serial Holding and shift registers eliminate the need for pre-
- and data set interrupts. ■ Independently controlled transmit, receive, line status,
- 16 × clock. put clock by 1 to (216 - 1) and generates the internal ■ Programmable baud generator allows division of any in-
- Independent receiver clock input.
- MODEM control functions (CTS, RTS, DSR, DTR, RI,
- Fully programmable serial-interface characteristics:
- 5-, 6-, 7-, or 8-bit characters
- Even, odd, or no-parity bit generation and detection
- 1-, 11/2-, or 2-stop bit generation
- Baud generation (DC to 256 kbaud)
- False start bit detection.
- Complete status reporting capabilities.
- TRI-STATE TTL drive capabilities for bidirectional data
- Line break generation and detection. bus and control bus.
- Loopback controls for communications link fault Internal diagnostic capabilities:
- Break, parity, overrun, framing error simulation.
- Fully prioritized interrupt system controls.

## **Connection Diagram**



This Material Copyrighted By Its Respective Manufacturer

http://archive.pcjs.org/pubs/pc/datasheets/8250A-UART.pdf

3 May 2016 - 29 Apr 2017





