Mihir Kavishwar | Curriculum Vitae

☑ mihirk@iitb.ac.in • '@ mihirvk.github.io • in mihir-kavishwar

Research Interests

Analog and Mixed-Signal Circuits for Edge AI, Energy-Efficient Hardware Accelerators, High-Speed Serial Links

Education

Indian Institute of Technology Bombay, Mumbai, India

[2017 - Present]

- **Dual Degree** (B.Tech + M.Tech) in Electrical Engineering, **CPI**: 9.19 / 10
- **Specialization**: Microelectronics
- Minor Degree: Systems and Control Engineering

Research Experience

Analog Acoustic Feature Extraction for Voice Activity Detection [Aug'21 - Present] Guide: Prof. Rajesh Zele, Department of Electrical Engineering, IIT Bombay (Dual Degree Project) Overview: The aim of this project is to design, fabricate and test an ultra-low-power always-on Voice Activity Detection (VAD) chip for IoT applications. Analog acoustic feature extraction coupled with mixed-signal Machine Learning classification enables huge energy-efficiency gains with no significant accuracy degradation.

- Researched **state-of-the-art VADs** and their feature extraction schemes power-proportional sensing, energy-quality scaling, N-Path filtering, event-driven A/D conversion, sequential frequency scanning
- Designed a **12-channel Analog Mel-Filterbank** in the **30Hz to 8KHz** frequency band using differential N-Path Switched-Capacitor Bandpass Filters and Butterfly Mixers
- Proposed a system architecture for the entire VAD and demonstrated real-time **speech vs non-speech** classification in MATLAB with a **Neural Network** based model trained on custom dataset
- Validated **Mel-Spectrograms** from Analog Filterbank by comparing with ideal triangular Filterbank outputs *Future Work:*
- Building a software model of the analog frontend for rapid generation of the ML training dataset
- Making a PCB prototype using discrete ICs for the analog frontend and an FPGA for the digital backend
- Exploring Mixed-Signal Computing techniques for this application and designing the circuits for tapeout

Current Copier based Mixed-Signal Multiplier 2

[Jan'21 - May'21]

Guide: Prof. Rajesh Zele, Department of Electrical Engineering, IIT Bombay

(Research Project)

- Explored a novel sampled current mode Mixed-Signal Multiplier supporting fractional multiplicand
- Designed a **4-bit** Multiplier operating at **1 MHz** and achieved < 7% error for 500 nA 5 μ A input range
- Employed **dummy switch compensation** technique to minimize **charge injection** and used **complementary switches** to reduce **clock feedthrough** at the common gate node

[Aug'20 - Dec'20]

Guide: Prof. Rajesh Zele, Department of Electrical Engineering, IIT Bombay

(Research Project)

- Reviewed literature on energy-efficient **Multiply and Accumulate** circuits operating in different electrical domains such as voltage, current, charge, phase and time
- Analyzed subthreshold circuits such as Bump Anti-Bump and Winner-Take-All used in RBF Classifiers
- Studied chip implementations of Analog VLSI trainable classifiers based on floating-gate MOSFET
- Designed a **Binary Classifier** based on **In-Memory Computing** in standard **6T SRAM** array and simulated the design in Cadence AMS

Industry Experience

System Design of PCI Express 6.0 Receiver

[May'21 - July'21]

Ceremorphic Inc. | Guide: Prof. Nijwm Wary, Industry Consultant and Assistant Professor at IIT Bhubaneswar Company Overview: Ceremorphic is developing Silicon Systems in TSMC 5nm with its patented architecture for embedded, edge and high-performance markets in evolving AI era

- Conducted literature review of non-ADC based receivers for multi-Gigabit, ultra-low-power serial links
- Proposed system architecture for PCle6 receiver to compensate 33 dB channel loss at 16 GHz in PAM-4
- Used MATLAB SerDes toolbox to perform statistical and time domain analysis of equalized output
- Implemented gradient descent to get optimal parameters of multi-stage CTLE given a channel response
- Have been offered full-time employment in the Analog Design team for exceptional contribution as an intern

Verification of FPGA-based High Frequency Trading Accelerator

[May'20 - July'20]

A.P.T. Portfolio Pvt. Ltd. | Guide: Mr. Vivek Panikkar, Senior Verification Engineer

<u>Company Overview</u>: A.P.T. Portfolio specializes in quantitative strategies, statistical analysis and algorithms, and has grown rapidly in the last decade to become the largest proprietary trading house in India

- Completed training in Universal Verification Methodology with SystemVerilog and cocotb
- Emulated MicroBlaze processor in QEMU and proposed an efficient method for verifying bare-metal code
- Used Vivado and Xilinx SDK tools for simulating RTL design and generating Device Tree files

Design and Analysis of Receiver Equalizers in High Speed Serial Links [May'19 - July'19] STMicroelectronics N.V. | Guide: Mr. Paras Garg, Senior Group Manager, Analog & IO Solutions Company Overview: STMicroelectronics is a global semiconductor leader delivering intelligent and energy-efficient products and solutions that power the electronics at the heart of everyday life

- Designed Continuous Time Linear Equalizer and 3-tap adaptive Decision Feedback Equalizer in 32nm LP CMOS for an Low Voltage Differential Signaling receiver operating at **800 Mbps**
- Designed a StrongArm Latch with 30 mV sensitivity to function as decision slicer at the receiver
- Successfully reduced Inter-Symbol Interference and achieved 500 mV Eye height post equalization

Scholastic Achievements

• Ranked 4th in Electrical Engineering Dual Degree Microelectronics Programme	[2021]
• Awarded Special Recognition for exceptional performance as an Institute Student Mentor	[2021]
• Secured All India Rank 287 in JEE Advanced 2017 among 2,00,000 candidates	[2017]
• Received Kishore Vaigyanik Protsahan Yojana fellowship with an All India Rank 584	[2016]
Awarded Silver Medal in Homi Bhabha Young Scientist Examination	[2016]

Key Technical Projects

FeRAM based Resistive Processing Unit for DNN Training 2

[Sep'21 - Present]

Course: Neuromorphic Engineering | Instructor: Prof. Udayan Ganguly

- Modelled an RPU in MATLAB and used **Stochastic Computing** to train a DNN-based MNIST classifier
- Working on incorporating experimental data of **Ferroelectric RAMs** in the model and designing an algorithm to exploit the inherent stochasticity of FeRAM devices

Current Steering Digital to Analog Converter Design ©

[March'21 - April'21]

Course: Mixed-Signal VLSI Design | Instructor: Prof. Rajesh Zele

- Designed and characterized an 8-bit Binary Current Steering DAC in gpdk 45nm for 1.2 V supply, 1 GSps sampling frequency and 0.9 V full scale output voltage swing
- Designed current source biasing circuit and digital input driver for unit cell at transistor level
- Performed FFT and Monte Carlo analysis, achieved 50 dB SFDR, $< 0.5~\mathrm{LSB}$ INL and $< 1~\mathrm{LSB}$ DNL

Clock and Data Recovery Circuits 2

[March'21 - April'21]

Course: High Speed Interconnects | Instructor: Prof. Shalabh Gupta

- Designed and characterized Half Rate Phase Detector in Verilog-A using D-latch and XOR gate
- Simulated CDR loop in Cadence after deriving charge pump and loop filter specifications in MATLAB

Digital Implementation of Machine Learning Classifiers 2

[Feb'21 - April'21]

Course: VLSI Design Lab | Instructor: Prof. Sachin Patkar

- Implemented RBF Kernel SVM and 3-layer Neural Net classifiers in Verilog for edge inference
- Designed modules for floating point multiply-and-accumulate, ReLU, exponential and winner-take-all

Folded Cascode Operational Amplifier Design 2

[Oct'20 - Nov'20]

Course: CMOS Analog VLSI Design | Instructor: Prof. Maryam Shojaei Baghini

- Designed a two stage rail-to-rail folded cascode OpAmp with Class AB output stage in PTM 180nm
- Achieved 100 dB DC gain, 10 MHz unity gain bandwidth, 100 mV to 1.7 V output voltage swing, $60^{\rm o}$ phase margin and 2 V/ μ s slew rate for 5 pF capacitive load

Attitude Estimation using low-cost MEMS Sensors 2

[Oct'20 - Nov'20]

Course: Sensors in Instrumentation | Instructor: Prof. Siddharth Tallur

- Collected raw accelerometer and gyroscope data from smartphone to estimate roll and pitch
- Critically analysed different techniques in literature for attitude estimation and implemented **Extended Kalman Filter** and **Unscented Kalman Filter** in MATLAB to compare their tracking accuracy

NFC based Battery-Less Sensor Interfacing Platform ☑

[Jan'20 - March'20]

Course: Electronic Design Lab | Instructor: Prof. Siddharth Tallur

- Demonstrated battery-less LED blinking with NXP NTAG I²C Plus based electronic system
- Used MSP430 Microcontroller and BQ25504 Power Management Unit for developing a general purpose energy harvesting platform for displaying sensor measurements on NFC-enabled smartphone

[Oct'19 - Nov'19]

Course: Microprocessors | Instructor: Prof. Virendra Singh

- Designed and tested on FPGA an 8-register, 16-bit, 6-stage Pipelined RISC processor written in VHDL
- Employed Branch Prediction and Hazard Mitigation techniques to optimize the performance of processor

Robocon India 2019 Competition ♂

[Sept'18 - April'19]

DD-Robocon is an annual Robotics competition organized by Doordarshan for college students

- Led the Electrical subdivision of IIT Bombay team and secured ${f All}$ India ${f Rank}$ ${f 9}$ in stage 1
- Interfaced Xbox remote with Arduino for wheeled robot and worked on control of quadruped robot

Real-time Handwriting Recognition Pen 2

[May'18 - June'18]

Institute Technical Summer Project

- Designed and 3D-printed a pressure sensitive pen to instantly convert handwritten strokes into text
- Worked with OpenCV Python and implemented color detection algorithms for tracking pen motion

Key Courses & **Technical Skills**

VLSI Design:

Digital, Analog, Mixed-Signal, Delta-Sigma Data Converters, VLSI CAD

Data Structures and Algorithms, Machine Learning, Microprocessors

Control Systems, State Estimation, Advanced Topics in Mobile Robotics

Miscellaneous:

Design Tools:

Cadence Virtuoso, Intel Quartus, Xilinx Vivado HLS, Ngspice, SolidWorks, ROS

Programming:

C++, Python, MATLAB, VHDL, Verilog, Verilog-AMS, SystemVerilog, cocotb

Positions of Responsibility

Teaching Assistant [July'21 - Present]

Course: Digital Systems | Instructor: Prof. Siddharth Tallur

- Assisting professor in managing logistics and course plan for a class of 200+ students
- Responsible for designing assignments and examinations, conducting tutorials and evaluating answer scripts

Editorial Board Member, BackgroundHum

[May'21 - Present]

BackgroundHum is the official student Newsletter of the Department of Electrical Engineering, IIT Bombay

- Lead panelist for an article covering the Global Chip Shortage and it's impact in our department
- Interviewed various stakeholders to understand challenges in setting up commercial semiconductor fab
- Leading an article focused on challenges faced by **Research Scholars** in our department and contributing to an article covering **Deep-Tech Startups** founded by department faculty

Institute and Department Academic Mentor

[July'20 - July'21]

Student Mentorship Program enables constructive interaction and mentorship of junior students by their seniors

- Selected via a rigorous procedure comprising statement of purpose, peer reviews and interviews
- Mentored 14 undergradute freshmen by providing guidance in academic and extracurricular endeavors
- Mentored 6 sophomores in the EE department with the focus on helping academically weaker students

Extra-Curricular Activities

- Secured 88th position among 1490 participants in 10 km run organised by Hari Krishna Group
- Won Bronze medal in inter-hostel Table Tennis General Championship representing Hostel 4
- Won 2nd prize in Android Hackathon organized by Web and Coding Club of IIT Bombay
- Achieved top grades in Elementary and Intermediate Drawing Examinations conducted by Gov. of Maharashtra