Freescale Semiconductor

Data Sheet: Technical Data

Document Number: KL25P80M48SF0 Rev. 3, 9/19/2012



KL25 Sub-Family Data Sheet

Supports the following:
MKL25Z32VFM4, MKL25Z64VFM4,
MKL25Z128VFM4, MKL25Z32VFT4,
MKL25Z64VFT4, MKL25Z128VFT4,
MKL25Z32VLH4, MKL25Z64VLH4,
MKL25Z128VLH4, MKL25Z32VLK4,
MKL25Z64VLK4, and MKL25Z128VLK4

Features

- · Operating Characteristics
 - Voltage range: 1.71 to 3.6 V
 - Flash write voltage range: 1.71 to 3.6 V
 - Temperature range (ambient): -40 to 105°C
- Performance
 - Up to 48 MHz ARM® Cortex-M0+ core
- · Memories and memory interfaces
 - Up to 128 KB program flash memory
 - Up to 16 KB RAM
- Clocks
 - 32 kHz to 40 kHz or 3 MHz to 32 MHz crystal oscillator
 - Multi-purpose clock source
- System peripherals
 - Nine low-power modes to provide power optimization based on application requirements
 - 4-channel DMA controller, supporting up to 63 request sources
 - COP Software watchdog
 - Low-leakage wakeup unit
 - SWD interface and Micro Trace buffer
 - Bit Manipulation Engine (BME)

KL25P80M48SF0



- Security and integrity modules
 - 80-bit unique identification (ID) number per chip
- Human-machine interface
 - Low-power hardware touch sensor interface (TSI)
 - General-purpose input/output
- · Analog modules
 - 16-bit SAR ADC
 - 12-bit DAC
 - Analog comparator (CMP) containing a 6-bit DAC and programmable reference input
- Timers
 - Six channel Timer/PWM (TPM)
 - Two 2-channel Timer/PWM (TPM)
 - Periodic interrupt timers
 - 16-bit low-power timer (LPTMR)
 - Real-time clock
- Communication interfaces
 - USB full-/low-speed On-the-Go controller with onchip transceiver and 5 V to 3.3 V regulator
 - Two 8-bit SPI modules
 - Two I2C modules
 - One low power UART module
 - Two UART modules



Table of Contents

1 Ord	dering parts3	5.3.1 Device clock specifications	21
1.1	Determining valid orderable parts3	5.3.2 General Switching Specifications	22
2 Par	t identification3	5.4 Thermal specifications	22
2.1	Description3	5.4.1 Thermal operating requirements	22
2.2	Format	5.4.2 Thermal attributes	22
2.3	Fields3	6 Peripheral operating requirements and behaviors	23
2.4	Example4	6.1 Core modules	23
3 Ter	rminology and guidelines4	6.1.1 SWD Electricals	23
3.1	Definition: Operating requirement4	6.2 System modules	25
3.2	Definition: Operating behavior4	6.3 Clock modules	25
3.3	Definition: Attribute5	6.3.1 MCG specifications	25
3.4	Definition: Rating5	6.3.2 Oscillator electrical specifications	27
3.5	Result of exceeding a rating6	6.4 Memories and memory interfaces	29
3.6	Relationship between ratings and operating	6.4.1 Flash electrical specifications	29
	requirements6	6.5 Security and integrity modules	30
3.7	Guidelines for ratings and operating requirements7	6.6 Analog	31
3.8	Definition: Typical value7	6.6.1 ADC electrical specifications	31
3.9	Typical Value Conditions8	6.6.2 CMP and 6-bit DAC electrical specifications	s35
4 Rat	tings8	6.6.3 12-bit DAC electrical characteristics	36
4.1	Thermal handling ratings8	6.7 Timers	39
4.2	Moisture handling ratings9	6.8 Communication interfaces	39
4.3	ESD handling ratings9	6.8.1 USB electrical specifications	39
4.4	Voltage and current operating ratings9	6.8.2 USB VREG electrical specifications	39
5 Ger	neral9	6.8.3 SPI switching specifications	40
5.1	AC electrical characteristics10	6.8.4 I2C	44
5.2	Nonswitching electrical specifications10	6.8.5 UART	44
	5.2.1 Voltage and current operating requirements10	6.9 Human-machine interfaces (HMI)	45
	5.2.2 LVD and POR operating requirements11	6.9.1 TSI electrical specifications	45
	5.2.3 Voltage and current operating behaviors12	7 Dimensions	45
	5.2.4 Power mode transition operating behaviors13	7.1 Obtaining package dimensions	45
	5.2.5 Power consumption operating behaviors13	8 Pinout	45
	5.2.6 EMC radiated emissions operating behaviors20	8.1 KL25 Signal Multiplexing and Pin Assignments	45
	5.2.7 Designing with radiated emissions in mind21	8.2 KL25 Pinouts	48
	5.2.8 Capacitance attributes21	9 Revision History	52
5.3	Switching specifications21		

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to www.freescale.com and perform a part number search for the following device numbers: PKL25 and MKL25

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
KL##	Kinetis family	• KL25
A	Key attribute	• Z = Cortex-M0+
FFF	Program flash memory size	 32 = 32 KB 64 = 64 KB 128 = 128 KB 256 = 256 KB

Terminology and guidelines

Field	Description	Values
R	Silicon revision	(Blank) = MainA = Revision after main
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	 FM = 32 QFN (5 mm x 5 mm) FT = 48 QFN (7 mm x 7 mm) LH = 64 LQFP (10 mm x 10 mm) LK = 80 LQFP (12 mm x 12 mm)
CC	Maximum CPU frequency (MHz)	• 4 = 48 MHz
N	Packaging type	R = Tape and reel(Blank) = Trays

2.4 Example

This is an example part number:

MKL25Z64VLK4

3 Terminology and guidelines

3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	0.9	1.1	V

3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
I _{WP}	Digital I/O weak pullup/ pulldown current	10	130	μΑ

3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins	_	7	pF

3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:


- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

3.4.1 Example


This is an example of an operating rating:

Symbol	Description	Min.	Max.	Unit
V_{DD}	1.0 V core supply voltage	-0.3	1.2	V

3.5 Result of exceeding a rating



3.6 Relationship between ratings and operating requirements



3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8 Definition: Typical value

A typical value is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.


3.8.1 **Example 1**

This is an example of an operating behavior that includes a typical value:

Symbol	Description	Min.	Тур.	Max.	Unit
I _{WP}	Digital I/O weak pullup/pulldown current	10	70	130	μΑ

3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



3.9 Typical Value Conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T _A	Ambient temperature	25	°C
V_{DD}	3.3 V supply voltage	3.3	V

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	- 55	150	°C	1
T _{SDR}	Solder temperature, lead-free	_	260	°C	2

^{1.} Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

^{2.} Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 105°C	-100	+100	mA	

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

4.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V_{DD}	Digital supply voltage	-0.3	3.8	V
I _{DD}	Digital supply current	_	120	mA
V_{DIO}	Digital pin input voltage (except RESET)	-0.3	3.6	V
V _{AIO}	Analog pins ¹ and RESET pin input voltage	-0.3	V _{DD} + 0.3	V
I _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V_{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V
V _{USB_DP}	USB_DP input voltage	-0.3	3.63	V
V _{USB_DM}	USB_DM input voltage	-0.3	3.63	V
VREGIN	USB regulator input	-0.3	6.0	V

^{1.} Analog pins are defined as pins that do not have an associated general purpose I/O port function.

5 General

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 1. Input signal measurement reference

All digital I/O switching characteristics, unless otherwise specified, assumes:

- 1. output pins
 - have C_L=30pF loads,
 - are slew rate disabled, and
 - are normal drive strength

5.2 Nonswitching electrical specifications

5.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V_{DD}	Supply voltage	1.71	3.6	V	
V_{DDA}	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	
V _{SS} - V _{SSA}	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	
V _{IH}	Input high voltage				
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	$0.7 \times V_{DD}$	_	V	
	• 1.7 V ≤ V _{DD} ≤ 2.7 V	$0.75 \times V_{DD}$	_	V	
V _{IL}	Input low voltage				
	• 2.7 V ≤ V _{DD} ≤ 3.6 V	_	$0.35 \times V_{DD}$	V	
	• 1.7 V ≤ V _{DD} ≤ 2.7 V	_	$0.3 \times V_{DD}$	V	

Table 1. Voltage and current operating requirements (continued)

Symbol	Description	Min.	Max.	Unit	Notes
V _{HYS}	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I _{ICDIO}	Digital pin negative DC injection current — single pin • V _{IN} < V _{SS} -0.3V	-5	_	mA	1
I _{ICAIO}	Analog ² pin DC injection current — single pin • V _{IN} < V _{SS} -0.3V (Negative current injection) • V _{IN} > V _{DD} +0.3V (Positive current injection)	-5 —	— +5	mA	3
I _{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins • Negative current injection • Positive current injection	-25 —	— +25	mA	
V _{RAM}	V _{DD} voltage required to retain RAM	1.2	_	V	

- All digital I/O pins are internally clamped to V_{SS} through a ESD protection diode. There is no diode connection to V_{DD}. If V_{IN} greater than V_{DIO_MIN} (=V_{SS}-0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V_{DIO_MIN}-V_{IN})/II_{IC}I.
- 2. Analog pins are defined as pins that do not have an associated general purpose I/O port function.
- 3. All analog pins are internally clamped to V_{SS} and V_{DD} through ESD protection diodes. If V_{IN} is greater than V_{AIO_MIN} (=V_{SS}-0.3V) and V_{IN} is less than V_{AIO_MAX}(=V_{DD}+0.3V) is observed, then there is no need to provide current limiting resistors at the pads. If these limits cannot be observed then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as R=(V_{AIO_MIN}-V_{IN})/II_{IC}I. The positive injection current limiting resistor is calculated as R=(V_{IN}-V_{AIO_MAX})/II_{IC}I. Select the larger of these two calculated resistances.

5.2.2 LVD and POR operating requirements

Table 2. V_{DD} supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{POR}	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
V _{LVDH}	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
V _{LVW1H}	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	
V_{LVW2H}	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V _{LVW3H}	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V _{LVW4H}	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V _{HYSH}	Low-voltage inhibit reset/recover hysteresis — high range	_	±60	_	mV	
V_{LVDL}	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	

Table 2. V_{DD} supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Low-voltage warning thresholds — low range					1
V_{LVW1L}	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V_{LVW2L}	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V_{LVW3L}	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
V_{LVW4L}	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V _{HYSL}	Low-voltage inhibit reset/recover hysteresis — low range	_	±40	_	mV	
V_{BG}	Bandgap voltage reference	0.97	1.00	1.03	V	
t _{LPO}	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

^{1.} Rising thresholds are falling threshold + hysteresis voltage

5.2.3 Voltage and current operating behaviors

Table 3. Voltage and current operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{OH}	Output high voltage — Normal drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -5 \text{ mA}$	V _{DD} – 0.5	_	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = -1.5 mA	V _{DD} – 0.5	_	V	
V _{OH}	Output high voltage — High drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -18 \text{ mA}$	V _{DD} – 0.5	_	V	
	• 1.71 V ≤ V _{DD} ≤ 2.7 V, I _{OH} = -6 mA	V _{DD} – 0.5	_	V	
I _{OHT}	Output high current total for all ports	_	100	mA	
V _{OL}	Output low voltage — Normal drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$	_	0.5	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 1.5 mA	_	0.5	V	
V _{OL}	Output low voltage — High drive pad				1
	• $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 18 \text{ mA}$	_	0.5	V	
	• 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 6 mA	_	0.5	V	
I _{OLT}	Output low current total for all ports	_	100	mA	
I _{IN}	Input leakage current (per pin) for full temperature range	_	1	μA	2
I _{IN}	Input leakage current (per pin) at 25 °C	_	0.025	μΑ	2
I _{IN}	Input leakage current (total all pins) for full temperature range	_	65	μA	2
l _{OZ}	Hi-Z (off-state) leakage current (per pin)	_	1	μΑ	

Table 3. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Max.	Unit	Notes
R _{PU}	Internal pullup resistors	20	50	kΩ	3
R _{PD}	Internal pulldown resistors	20	50	kΩ	4

- 1. PTB0, PTB1, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx_PCRn[DSE] control bit. All other GPIOs are normal drive only.
- 2. Measured at V_{DD} = 3.6 V
- 3. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{SS}
- 4. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{DD}

5.2.4 Power mode transition operating behaviors

All specifications except t_{POR} and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- FEI clock mode

Table 4. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip.	Τ	_	300	μs	
	• VLLS0 → RUN	_	95	115	μs	
	• VLLS1 → RUN	_	93	115	μs	
	• VLLS3 → RUN	_	42	53	μs	
	• LLS → RUN	_	4	4.6	μs	
	VLPS → RUN	_	4	4.4	μs	
	• STOP → RUN	_	4	4.4	μs	

5.2.5 Power consumption operating behaviors

Table 5. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA}	Analog supply current	_	_	See note	mA	1
IDD_RUNCO_ CM	Run mode current in compute operation - 48 MHz core / 24 MHz flash/ bus disabled, LPTMR running using 4MHz internal reference clock, CoreMark® benchmark code executing from flash • at 3.0 V	_	6.4	_	mA	2
I _{DD_RUNCO}	Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash		4.1	F 0	A	3
	• at 3.0 V	_	4.1	5.2	mA	
I _{DD_RUN}	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks disabled, code of while(1) loop executing from flash	_	5.1	6.3	mA	3
	• at 3.0 V		0.1	0.0	1117 (
I _{DD_RUN}	Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks enabled, code of while(1) loop executing from flash					3, 4,
	• at 3.0 V					
	• at 25 °C	_	6.4	7.8	mA	
	• at 125 °C	_	6.8	8.3	mA	
I _{DD_WAIT}	Wait mode current - core disabled / 48 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled • at 3.0 V	_	3.7	5.0	mA	3
I _{DD_WAIT}	Wait mode current - core disabled / 24 MHz system / 24 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled • at 3.0 V	_	2.9	4.2	mA	3
I _{DD_PSTOP2}	Stop mode current with partial stop 2 clocking option - core and system disabled / 10.5 MHz bus • at 3.0 V	_	2.5	3.7	mA	3
I _{DD_VLPRCO}	Very low power run mode current in compute operation - 4 MHz core / 0.8 MHz flash / bus clock disabled, code of while(1) loop executing from flash • at 3.0 V	_	188	570	μΑ	5
I _{DD_VLPR}	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks disabled, code of while(1) loop executing from flash • at 3.0 V	_	224	613	μА	5

Table 5. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VLPR}	Very low power run mode current - 4 MHz core / 0.8 MHz bus and flash, all peripheral clocks enabled, code of while(1) loop executing from flash • at 3.0 V	_	300	745	μΑ	5, 4
I _{DD_VLPW}	Very low power wait mode current - core disabled / 4 MHz system / 0.8 MHz bus / flash disabled (flash doze enabled), all peripheral clocks disabled • at 3.0 V	_	135	496	μА	5
I _{DD_STOP}	Stop mode current at 3.0 V					
	at 25 °C	_	345	490		
	at 50 °C	_	357	827	μΑ	
	at 70 °C	_	392	869		
	at 85 °C	_	438	927		
	at 105 °C	_	551	1065		
I _{DD_VLPS}	Very-low-power stop mode current at 3.0 V					
	at 25 °C	_	4.4	16		
	at 50 °C	_	10	35	μA	
	at 70 °C	_	20	50		
	at 85 °C	_	37	112		
	at 105 °C	_	81	201		
I _{DD_LLS}	Low leakage stop mode current at 3.0 V				_	
	at 25 °C	_	1.9	3.7	μA	
	at 50 °C	_	3.6	39		
	at 70 °C	_	6.5	43		
	at 85 °C	_	13	49		
	at 105 °C	_	30	69		
I _{DD_VLLS3}	Very low-leakage stop mode 3 current at 3.0 V				_	
	at 25 °C	_	1.4	3.2	μA	
	at 50 °C	_	2.5	19		
	at 70 °C	_	5.1	21		
	at 85 °C	_	9.2	26		
	at 105 °C	_	21	38		
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at 3.0V					
	at 25°C	_	0.7	1.4		
	at 50°C	_	1.3	13	μΑ	
	at 70°C	_	2.3	14		
	at 85°C	_	5.1	17		
	at 105°C	_	13	25		

General

Table 5. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DD_VLLS0}	Very low-leakage stop mode 0 current				^	
	(SMC_STOPCTRL[PORPO] = 0) at 3.0 V	_	381	943	nA	
	at 25 °C	_	956	11760		
	at 50 °C	_	2370	13260		
	at 70 °C	_	4800	15700		
	at 85 °C	_	12410	23480		
	at 105 °C		12110	20100		
I _{DD_VLLS0}	Very low-leakage stop mode 0 current					6
	(SMC_STOPCTRL[PORPO] = 1) at 3.0 V	_	176	860		
	at 25 °C	_	760	3577	nA	
	at 50 °C	_	2120	11660		
	at 70 °C	_	4500	18450		
	at 85 °C		12130	22441		
	at 105 °C	_	12130	22441		

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 2. MCG configured for PEE mode. CoreMark benchmark compiled using Keil 4.54 with optimization level 3, optimized for time.
- 3. MCG configured for FEI mode.
- 4. Incremental current consumption from peripheral activity is not included.
- 5. MCG configured for BLPI mode.
- 6. No brownout

Table 6. Low power mode peripheral adders — typical value

Symbol	Description		Temperature (°C)					Unit
		-40	25	50	70	85	105	
lirefsten4mHz	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	μΑ
lirefsten32kHz	32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.	52	52	52	52	52	52	μА
lerefsten4mHz	External 4MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.	206	228	237	245	251	258	uA

Table 6. Low power mode peripheral adders — typical value (continued)

Symbol	Description		•	Tempera	ature (°C	;)		Ur
		-40	25	50	70	85	105	1
lerefsten32kHz	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN and EREFSTEN] bits. Measured by							
	entering all modes with the crystal	440	490	540	560	570	580	
	enabled.	440	490	540	560	570	580	
	VLLS1	490	490	540	560	570	680	n
	VLLS3	510	560	560	560	610	680	
	LLS	510	560	560	560	610	680	
	VLPS							
	STOP							
I _{CMP}	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	٢
I _{RTC}	RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption.	432	357	388	475	532	810	n
luart	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.							
	MCGIRCLK (4MHz internal reference clock)	66	66	66	66	66	66	μ
	OSCERCLK (4MHz external crystal)	214	237	246	254	260	268	
I _{TPM}	TPM peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source configured for output compare generating 100Hz clock signal. No load is placed on the I/O generating the clock signal. Includes selected clock source and I/O switching currents.							μ
	MCGIRCLK (4MHz internal reference clock)	86	86	86	86	86	86	
	OSCERCLK (4MHz external crystal)	235	256	265	274	280	287	
I _{BG}	Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.	45	45	45	45	45	45	μ

General

Table 6. Low power mode peripheral adders — typical value (continued)

Symbol	Description		Temperature (°C)					Unit
		-40	25	50	70	85	105	
I _{ADC}	ADC peripheral adder combining the measured values at VDD and VDDA by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	366	366	366	366	366	366	μА

5.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE for run mode, and BLPE for VLPR mode
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 2. Run mode supply current vs. core frequency

General




Figure 3. VLPR mode current vs. core frequency

5.2.6 EMC radiated emissions operating behaviors

Table 7. EMC radiated emissions operating behaviors for 64-pin LQFP package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	13	dΒμV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	15	dΒμV	
V _{RE3}	Radiated emissions voltage, band 3	150-500	12	dΒμV	
V _{RE4}	Radiated emissions voltage, band 4	500-1000	7	dΒμV	
V _{RE_IEC}	IEC level	0.15–1000	М	_	2, 3

Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150
kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of
Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband
TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported
emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the
measured orientations in each frequency range.

- 2. $V_{DD} = 3.3 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, $f_{OSC} = 8 \text{ MHz}$ (crystal), $f_{SYS} = 48 \text{ MHz}$, $f_{BUS} = 48 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

5.2.8 Capacitance attributes

Table 8. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C _{IN_A}	Input capacitance: analog pins	_	7	pF
C _{IN_D}	Input capacitance: digital pins	_	7	pF

5.3 Switching specifications

5.3.1 Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
	Normal run m	ode		-	-
f _{SYS}	System and core clock	_	48	MHz	
f _{BUS}	Bus clock	_	24	MHz	
f _{FLASH}	Flash clock	_	24	MHz	
f _{SYS_USB}	System and core clock when Full Speed USB in operation	20	_	MHz	
f _{LPTMR}	LPTMR clock	_	24	MHz	
	VLPR mode	9 ¹		•	
f _{SYS}	System and core clock	_	4	MHz	
f _{BUS}	Bus clock	_	1	MHz	
f _{FLASH}	Flash clock	_	1	MHz	
f _{LPTMR}	LPTMR clock	_	24	MHz	
f _{ERCLK}	External reference clock	_	16	MHz	
f _{LPTMR_pin}	LPTMR clock	_	24	MHz	

General

Symbol	Description	Min.	Max.	Unit	Notes
f _{LPTMR_ERCL}	LPTMR external reference clock	_	16	MHz	
К					
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	_	16	MHz	
f _{TPM}	TPM asynchronous clock		8	MHz	
f _{UART0}	UART0 asynchronous clock	_	8	MHz	

^{1.} The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

5.3.2 General Switching Specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and I²C signals.

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	2
	GPIO pin interrupt pulse width — Asynchronous path	16	_	ns	2
	Port rise and fall time				3
		_	36	ns	

- 1. The greater synchronous and asynchronous timing must be met.
- 2. This is the shortest pulse that is guaranteed to be recognized.
- 3. 75 pF load

5.4 Thermal specifications

5.4.1 Thermal operating requirements

Table 9. Thermal operating requirements

	Symbol	Description	Min.	Max.	Unit
Γ	T_J	Die junction temperature	-40	125	°C
	T _A	Ambient temperature	-40	105	°C

5.4.2 Thermal attributes

Table 10. Thermal attributes

Board type	Symbol	Description	80 LQFP	64 LQFP	48 QFN	32 QFN	Unit	Notes
Single-layer (1S)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	70	71	84	92	°C/W	1
Four-layer (2s2p)	$R_{ heta JA}$	Thermal resistance, junction to ambient (natural convection)	53	52	28	33	°C/W	
Single-layer (1S)	R _{θЈМА}	Thermal resistance, junction to ambient (200 ft./min. air speed)	_	59	69	75	°C/W	
Four-layer (2s2p)	R _{θЈМА}	Thermal resistance, junction to ambient (200 ft./min. air speed)	_	46	22	27	°C/W	
_	R _{eJB}	Thermal resistance, junction to board	34	34	10	12	°C/W	2
_	$R_{\theta JC}$	Thermal resistance, junction to case	15	20	2.0	1.8	°C/W	3
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	0.6	5	5.0	8	°C/W	4

- 1. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air), or EIA/JEDEC Standard JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air).
- 2. Determined according to JEDEC Standard JESD51-8, Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard, Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions*—Natural Convection (Still Air).

6 Peripheral operating requirements and behaviors

6.1 Core modules

6.1.1 SWD Electricals

Table 11. SWD full voltage range electricals

	Symbol	Description	Min.	Max.	Unit
Ī		Operating voltage	1.71	3.6	V

Table continues on the next page...

KL25 Sub-Family Data Sheet Data Sheet, Rev. 3, 9/19/2012.

Table 11. SWD full voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	25	MHz
J2	SWD_CLK cycle period	1/J1	_	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times	_	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	0	_	ns
J11	SWD_CLK high to SWD_DIO data valid	_	32	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 4. Serial wire clock input timing




Figure 5. Serial wire data timing

6.2 System modules

There are no specifications necessary for the device's system modules.

6.3 Clock modules

6.3.1 MCG specifications

Table 12. MCG specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f _{ints_ft}		frequency (slow clock) — nominal V _{DD} and 25 °C	_	32.768	_	kHz	
f _{ints_t}	Internal reference trimmed	frequency (slow clock) — user	31.25	_	39.0625	kHz	
$\Delta_{fdco_res_t}$		ned average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f _{dco}	1
Δf_{dco_t}		rimmed average DCO output tage and temperature	_	+0.5/-0.7	± 3	%f _{dco}	1, 2
Δf _{dco_t}		rimmed average DCO output ed voltage and temperature	_	± 0.4	± 1.5	%f _{dco}	1, 2
f _{intf_ft}	Internal reference frequency (fast clock) — factory trimmed at nominal V _{DD} and 25 °C		_	4	_	MHz	
Δf _{intf_ft}	Frequency deviation of internal reference clock (fast clock) over temperature and voltage factory trimmed at nominal V _{DD} and 25 °C		_	+1/-2	± 3	%f _{intf_ft}	2
f _{intf_t}	Internal reference trimmed at nomina	frequency (fast clock) — user Il V _{DD} and 25 °C	3	_	5	MHz	
f _{loc_low}	Loss of external cl RANGE = 00	ock minimum frequency —	(3/5) x f _{ints_t}	_	_	kHz	
f _{loc_high}	Loss of external cl RANGE = 01, 10,	ock minimum frequency — or 11	(16/5) x f _{ints_t}	_	_	kHz	
		Fl	LL	•			
f _{fII_ref}	FLL reference freq	uency range	31.25	_	39.0625	kHz	
f _{dco}	DCO output frequency range	Low range (DRS = 00) $640 \times f_{\text{fll_ref}}$	20	20.97	25	MHz	3, 4
		Mid range (DRS = 01) $1280 \times f_{fll_ref}$	40	41.94	48	MHz	

Table 12. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f _{dco_t_DMX32}	DCO output frequency	Low range (DRS = 00) 732 × f _{fll_ref}	_	23.99	_	MHz	5, 6
		Mid range (DRS = 01) 1464 × f _{fil ref}	_	47.97	_	MHz	
J _{cyc_fll}	FLL period jitter		_	180	_	ps	7
t _{fll_acquire}	• f _{VCO} = 48 M	Hz			1	ms	8
uii_acquire	T LL target frequen	PL	I			1110	
f _{vco}	VCO operating fre		48.0	_	100	MHz	
I _{pll}	PLL operating current • PLL at 96 MHz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} = 2 MHz, VDIV multiplier = 48)		_	1060	_	μΑ	9
I _{pll}	PLL operating current • PLL at 48 MHz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} = 2 MHz, VDIV multiplier = 24)		_	600	_	μΑ	9
f _{pll_ref}	PLL reference free	quency range	2.0	_	4.0	MHz	
J _{cyc_pll}	PLL period jitter (F	RMS)					10
	• f _{vco} = 48 MH	lz	_	120	_	ps	
	• f _{vco} = 100 M	Hz	_	50	_	ps	
J _{acc_pll}	PLL accumulated	jitter over 1µs (RMS)					10
	• f _{vco} = 48 MH	lz	_	1350	_	ps	
	• f _{vco} = 100 M	Hz	_	600	_	ps	
D _{lock}	Lock entry frequer	ncy tolerance	± 1.49	_	± 2.98	%	
D _{unl}	Lock exit frequence	y tolerance	± 4.47	_	± 5.97	%	
t _{pll_lock}	Lock detector dete	ection time	_	_	150 × 10 ⁻⁶ + 1075(1/ f _{pll_ref})	S	11

- This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. The deviation is relative to the factory trimmed frequency at nominal V_{DD} and 25 °C, f_{ints_ft}.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
- 4. The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco-t}) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

6.3.2 Oscillator electrical specifications

This section provides the electrical characteristics of the module.

6.3.2.1 Oscillator DC electrical specifications Table 13. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	_	3.6	V	
I _{DDOSC}	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μA	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I _{DDOSC}	Supply current — high gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μA	
	• 4 MHz	_	400	_	μA	
	• 8 MHz (RANGE=01)	_	500	_	μΑ	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C _x	EXTAL load capacitance	_	_	_		2, 3
C _y	XTAL load capacitance	_	_	_		2, 3
R _F	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	MΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	

Table 13. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
R _S	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V _{pp} ⁵	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V _{DD}	_	V	

- 1. V_{DD}=3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3. C_x , C_y can be provided by using the integrated capacitors when the low frequency oscillator (RANGE = 00) is used. For all other cases external capacitors must be used.
- 4. When low power mode is selected, R_F is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

6.3.2.2 Oscillator frequency specifications Table 14. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal or resonator frequency — low frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f _{osc_hi_1}	Oscillator crystal or resonator frequency — high frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f _{osc_hi_2}	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f _{ec_extal}	Input clock frequency (external clock mode)	_	_	48	MHz	1, 2
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	

Table 14. Oscillator frequency specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{cst}	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FBE to FEI mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

6.4 Memories and memory interfaces

6.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 15. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{hvpgm4}	Longword Program high-voltage time	_	7.5	18	μs	
t _{hversscr}	Sector Erase high-voltage time	_	13	113	ms	1
t _{hversall}	Erase All high-voltage time	_	52	452	ms	1

1. Maximum time based on expectations at cycling end-of-life.

6.4.1.2 Flash timing specifications — commands Table 16. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{rd1sec1k}	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t _{pgmchk}	Program Check execution time	_	_	45	μs	1
t _{rdrsrc}	Read Resource execution time	_	_	30	μs	1
t _{pgm4}	Program Longword execution time	_	65	145	μs	
t _{ersscr}	Erase Flash Sector execution time	_	14	114	ms	2
t _{rd1all}	Read 1s All Blocks execution time	_	_	1.8	ms	
t _{rdonce}	Read Once execution time	_	_	25	μs	1
t _{pgmonce}	Program Once execution time	_	65	_	μs	
t _{ersall}	Erase All Blocks execution time	_	62	500	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	_	_	30	μs	1

- 1. Assumes 25MHz flash clock frequency.
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.

6.4.1.3 Flash high voltage current behaviors Table 17. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I _{DD_PGM}	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA
I _{DD_ERS}	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

6.4.1.4 Reliability specifications

Table 18. NVM reliability specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes		
	Program Flash							
t _{nvmretp10k}	Data retention after up to 10 K cycles	5	50	_	years			
t _{nvmretp1k}	Data retention after up to 1 K cycles	20	100	_	years			
n _{nvmcycp}	Cycling endurance	10 K	50 K	_	cycles	2		

- Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.
- Cycling endurance represents number of program/erase cycles at -40°C ≤ T_i ≤ 125°C.

6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

6.6 Analog

6.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 19 and Table 20 are achievable on the differential pins ADCx_DP0, ADCx_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

6.6.1.1 16-bit ADC operating conditions Table 19. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V _{DDA}	Supply voltage	Absolute	1.71	_	3.6	V	
ΔV_{DDA}	Supply voltage	Delta to V _{DD} (V _{DD} -V _{DDA})	-100	0	+100	mV	2
ΔV _{SSA}	Ground voltage	Delta to V _{SS} (V _{SS} - V _{SSA})	-100	0	+100	mV	2
V _{REFH}	ADC reference voltage high		1.13	V_{DDA}	V_{DDA}	V	3
V _{REFL}	ADC reference voltage low		V _{SSA}	V _{SSA}	V _{SSA}	V	3
V _{ADIN}	Input voltage		V _{REFL}	_	V _{REFH}	V	
C _{ADIN}	Input capacitance	16-bit mode	_	8	10	pF	
		• 8-/10-/12-bit modes	_	4	5		
R _{ADIN}	Input resistance		_	2	5	kΩ	
R _{AS}	Analog source resistance	13-/12-bit modes f _{ADCK} < 4 MHz	_	_	5	kΩ	4
f _{ADCK}	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	18.0	MHz	5
f _{ADCK}	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	5
C _{rate}	ADC conversion	≤ 13 bit modes					6
	rate	No ADC hardware averaging Continuous conversions enabled, subsequent conversion time	20.000	_	818.330	Ksps	

Table 19. 16-bit ADC operating conditions (continued)

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
- Tale	ADC conversion	16-bit mode					6
	rate	No ADC hardware averaging	37.037	_	461.467	Ksps	
		Continuous conversions enabled, subsequent conversion time					

- Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. DC potential difference.
- For packages without dedicated VREFH and VREFL pins, V_{REFH} is internally tied to V_{DDA}, and V_{REFL} is internally tied to V_{SSA}.
- 4. This resistance is external to MCU. The analog source resistance must be kept as low as possible to achieve the best results. The results in this data sheet were derived from a system which has < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1ns.</p>
- 5. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
- 6. For guidelines and examples of conversion rate calculation, download the ADC calculator tool




Figure 6. ADC input impedance equivalency diagram

6.6.1.2 16-bit ADC electrical characteristics Table 20. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
I _{DDA_ADC}	Supply current		0.215	_	1.7	mA	3

Table 20. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
	ADC	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t _{ADACK} = 1/
	asynchronous clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	f _{ADACK}
f _{ADACK}	olook odarod	• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter	for sample t	imes			
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB ⁴	5
	error	<12-bit modes	_	±1.4	±2.1		
DNL	Differential non-	12-bit modes	_	±0.7	-1.1 to +1.9	LSB ⁴	5
	linearity				-0.3 to 0.5		
		• <12-bit modes	_	±0.2			
INL	Integral non-	12-bit modes	_	±1.0	-2.7 to +1.9	LSB ⁴	5
	linearity				-0.7 to +0.5		
		<12-bit modes	_	±0.5			
E_FS	Full-scale error	12-bit modes	_	-4	-5.4	LSB ⁴	V _{ADIN} =
		<12-bit modes	_	-1.4	-1.8		V _{DDA}
EQ	Quantization	16-bit modes		-1 to 0	_	LSB ⁴	
	error	• ≤13-bit modes	_	_	±0.5		
ENOB	Effective number of bits	16-bit differential mode					6
		• Avg = 32	12.8	14.5	_	bits	
		• Avg = 4	11.9	13.8	_	bits	
		16-bit single-ended mode					
		• Avg = 32	12.2	13.9		bits	
		• Avg = 4	11.4	13.1			
	Signal-to-noise	See ENOB				bits	
SINAD	plus distortion	OGG ENGB	6.02 × ENOB + 1.76			dB	
THD	Total harmonic distortion	16-bit differential mode					7
		• Avg = 32	_	-94	_	dB	
		16-bit single-ended mode		0.5		٦D	
		• Avg = 32	_	-85	_	dB	
SFDR	Spurious free dynamic range	16-bit differential mode					7
		• Avg = 32	82	95	_	dB	
		16-bit single-ended mode				15	
		• Avg = 32	78	90	_	dB	

Table 20. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
E _{IL}	Input leakage error		I _{In} × R _{AS}			mV	I _{In} = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	_	1.715	_	mV/°C	
V _{TEMP25}	Temp sensor voltage	25 °C	_	719	_	mV	

- 1. All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$
- 2. Typical values assume $V_{DDA} = 3.0 \text{ V}$, Temp = 25°C, $f_{ADCK} = 2.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power).For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock speed.
- 4. $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.

Typical ADC 16-bit Differential ENOB vs ADC Clock 100Hz, 90% FS Sine Input




Figure 7. Typical ENOB vs. ADC_CLK for 16-bit differential mode

Typical ADC 16-bit Single-Ended ENOB vs ADC Clock 100Hz, 90% FS Sine Input




Figure 8. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

6.6.2 CMP and 6-bit DAC electrical specifications

Table 21. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{DD}	Supply voltage	1.71	_	3.6	V
I _{DDHS}	Supply current, high-speed mode (EN = 1, PMODE = 1)	_	_	200	μA
I _{DDLS}	Supply current, low-speed mode (EN = 1, PMODE = 0)	_	_	20	μΑ
V _{AIN}	Analog input voltage	V _{SS}	_	V_{DD}	V
V _{AIO}	Analog input offset voltage	_	_	20	mV
V _H	Analog comparator hysteresis ¹				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V _{CMPOh}	Output high	V _{DD} – 0.5	_	_	V
V _{CMPOI}	Output low	_	_	0.5	V
t _{DHS}	Propagation delay, high-speed mode (EN = 1, PMODE = 1)	20	50	200	ns
t _{DLS}	Propagation delay, low-speed mode (EN = 1, PMODE = 0)	80	250	600	ns

Table continues on the next page...

KL25 Sub-Family Data Sheet Data Sheet, Rev. 3, 9/19/2012.

Table 21. Comparator and 6-bit DAC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
	Analog comparator initialization delay ²	_	_	40	μs
I _{DAC6b}	6-bit DAC current adder (enabled)	_	7	_	μA
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB ³
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

- 1. Typical hysteresis is measured with input voltage range limited to 0.7 to V_{DD} 0.7 V.
- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
- 3. 1 LSB = V_{reference}/64




Figure 9. Typical hysteresis vs. Vin level ($V_{DD} = 3.3 \text{ V}$, PMODE = 0)




Figure 10. Typical hysteresis vs. Vin level ($V_{DD} = 3.3 \text{ V}$, PMODE = 1)

6.6.3 12-bit DAC electrical characteristics

6.6.3.1 12-bit DAC operating requirements Table 22. 12-bit DAC operating requirements

Symbol	Desciption	Min. Max.		Unit	Notes
V_{DDA}	Supply voltage		3.6	V	
V _{DACR}	CR Reference voltage 1.13		3.6	V	1
T _A	Temperature	Operating temperature range of the device		°C	
C _L	Output load capacitance	_	100	pF	2
IL	Output load current	_ 1		mA	

- 1. The DAC reference can be selected to be V_{DDA} or the voltage output of the VREF module (VREF_OUT)
- 2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC

6.6.3.2 12-bit DAC operating behaviors Table 23. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA_DACL}	Supply current — low-power mode	_	_	250	μΑ	
I _{DDA_DACH}	Supply current — high-speed mode	_	_	900	μΑ	
t _{DACLP}	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t _{DACHP}	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t _{CCDACLP}	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V _{dacoutl}	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	_	_	100	mV	
V _{dacouth}	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V _{DACR} -100	_	V _{DACR}	mV	
INL	Integral non-linearity error — high speed mode	_	_	±8	LSB	2
DNL	Differential non-linearity error — V _{DACR} > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V _{DACR} = VREF_OUT	_	_	±1	LSB	4
V _{OFFSET}	Offset error	_	±0.4	±0.8	%FSR	5
E _G	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V _{DDA} ≥ 2.4 V	60	_	90	dB	
T _{CO}	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T _{GE}	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance load = $3 \text{ k}\Omega$	_		250	Ω	

Table continues on the next page...

Table 23. 12-bit DAC operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	High power (SP _{HP})	1.2	1.7	_		
	Low power (SP _{LP})	0.05	0.12	_		
BW	3dB bandwidth				kHz	
	High power (SP _{HP})		_	_		
	Low power (SP _{LP})	40	_	_		

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 3. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 4. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV with V_{DDA} > 2.4 V
- 5. Calculated by a best fit curve from V_{SS} + 100 mV to V_{DACR} 100 mV
 6. V_{DDA} = 3.0 V, reference select set for V_{DDA} (DACx_CO:DACRFS = 1), high power mode (DACx_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 11. Typical INL error vs. digital code




Figure 12. Offset at half scale vs. temperature

6.7 Timers

See General switching specifications.

6.8 Communication interfaces

6.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

6.8.2 USB VREG electrical specifications

Table 24. USB VREG electrical specifications

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	_	5.5	V	
I _{DDon}	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	_	120	186	μA	
I _{DDstby}	Quiescent current — Standby mode, load current equal zero	_	1.1	10	μA	
I _{DDoff}	Quiescent current — Shutdown mode • VREGIN = 5.0 V and temperature=25C • Across operating voltage and temperature	_ _	650 —	_ 4	nA μA	
I _{LOADrun}	Maximum load current — Run mode		_	120	mA	
I _{LOADstby}	Maximum load current — Standby mode	_	_	1	mA	
V _{Reg33out}	Regulator output voltage — Input supply (VREGIN) > 3.6 V					
	Run mode	3	3.3	3.6	V	
	Standby mode	2.1	2.8	3.6	V	
V _{Reg33out}	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	_	3.6	V	2
C _{OUT}	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	_	100	mΩ	
I _{LIM}	Short circuit current		290		mA	

^{1.} Typical values assume VREGIN = 5.0 V, Temp = 25 °C unless otherwise stated.

6.8.3 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to $20\%~V_{DD}$ and $80\%~V_{DD}$ thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

Table 25. SPI master mode timing on slew rate disabled pads

	Num.	Symbol	Description	Min.	Max.	Unit	Note
Ī	1	f _{op}	Frequency of operation	f _{periph} /2048	f _{periph} /2	Hz	1

Table continues on the next page...

^{2.} Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I_{Load}.

Table 25. SPI master mode timing on slew rate disabled pads (continued)

Num.	Symbol	Description	Min.	Max.	Unit	Note
2	t _{SPSCK}	SPSCK period	2 x t _{periph}	2048 x t _{periph}	ns	2
3	t _{Lead}	Enable lead time	1/2	_	t _{SPSCK}	_
4	t _{Lag}	Enable lag time	1/2	_	t _{SPSCK}	-
5	twspsck	Clock (SPSCK) high or low time	t _{periph} - 30	1024 x t _{periph}	ns	_
6	t _{SU}	Data setup time (inputs)	16	_	ns	_
7	t _{HI}	Data hold time (inputs)	0	_	ns	_
8	t _v	Data valid (after SPSCK edge)	_	10	ns	_
9	t _{HO}	Data hold time (outputs)	0	_	ns	-
10	t _{RI}	Rise time input	_	t _{periph} - 25	ns	_
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output		25	ns	_
	t _{FO}	Fall time output				

^{1.} For SPI0 f_{periph} is the bus clock (f_{BUS}). For SPI1 f_{periph} is the system clock (f_{SYS}).

Table 26. SPI master mode timing on slew rate enabled pads


Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	f _{periph} /2048	f _{periph} /2	Hz	1
2	t _{SPSCK}	SPSCK period	2 x t _{periph}	2048 x	ns	2
				t _{periph}		
3	t _{Lead}	Enable lead time	1/2	_	t _{SPSCK}	_
4	t _{Lag}	Enable lag time	1/2	_	t _{SPSCK}	_
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} - 30	1024 x	ns	_
				t _{periph}		
6	t _{SU}	Data setup time (inputs)	96	_	ns	_
7	t _{HI}	Data hold time (inputs)	0	_	ns	_
8	t _v	Data valid (after SPSCK edge)	_	52	ns	_
9	t _{HO}	Data hold time (outputs)	0	_	ns	_
10	t _{RI}	Rise time input	_	t _{periph} - 25	ns	_
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	_	36	ns	_
	t _{FO}	Fall time output				

^{1.} For SPI0 f_{periph} is the bus clock (f_{BUS}). For SPI1 f_{periph} is the system clock (f_{SYS}).

^{2.} $t_{periph} = 1/f_{periph}$


^{2.} $t_{periph} = 1/f_{periph}$

Peripheral operating requirements and behaviors



- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 13. SPI master mode timing (CPHA = 0)



- 1.If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 14. SPI master mode timing (CPHA = 1)

Table 27. SPI slave mode timing on slew rate disabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	0	f _{periph} /4	Hz	1
2	t _{SPSCK}	SPSCK period	4 x t _{periph}	_	ns	2
3	t _{Lead}	Enable lead time	1	_	t _{periph}	_
4	t _{Lag}	Enable lag time	1	_	t _{periph}	_
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} - 30	_	ns	_

Table continues on the next page...

Table 27. SPI slave mode timing on slew rate disabled pads (continued)

Num.	Symbol	Description	Min.	Max.	Unit	Note
6	t _{SU}	Data setup time (inputs)	2	_	ns	_
7	t _{HI}	Data hold time (inputs)	7	_	ns	_
8	t _a	Slave access time	_	t _{periph}	ns	3
9	t _{dis}	Slave MISO disable time	_	t _{periph}	ns	4
10	t _v	Data valid (after SPSCK edge)	_	22	ns	_
11	t _{HO}	Data hold time (outputs)	0	_	ns	_
12	t _{RI}	Rise time input	_	t _{periph} - 25	ns	_
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	_	25	ns	_
	t _{FO}	Fall time output				

- 1. For SPI0 f_{periph} is the bus clock (f_{BUS}). For SPI1 f_{periph} is the system clock (f_{SYS}).
- 2. $t_{periph} = 1/f_{periph}$
- 3. Time to data active from high-impedance state
- 4. Hold time to high-impedance state

Table 28. SPI slave mode timing on slew rate enabled pads

Num.	Symbol	Description	Min.	Max.	Unit	Note
1	f _{op}	Frequency of operation	0	f _{periph} /4	Hz	1
2	t _{SPSCK}	SPSCK period	4 x t _{periph}	_	ns	2
3	t _{Lead}	Enable lead time	1	_	t _{periph}	_
4	t _{Lag}	Enable lag time	1	_	t _{periph}	_
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{periph} - 30	_	ns	_
6	t _{SU}	Data setup time (inputs)	2	_	ns	_
7	t _{HI}	Data hold time (inputs)	7	_	ns	_
8	ta	Slave access time	_	t _{periph}	ns	3
9	t _{dis}	Slave MISO disable time	_	t _{periph}	ns	4
10	t _v	Data valid (after SPSCK edge)	_	122	ns	_
11	t _{HO}	Data hold time (outputs)	0	_	ns	_
12	t _{RI}	Rise time input	_	t _{periph} - 25	ns	_
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	_	36	ns	_
	t _{FO}	Fall time output				

- 1. For SPI0 f_{periph} is the bus clock (f_{BUS}). For SPI1 f_{periph} is the system clock (f_{SYS}).
- 2. $t_{periph} = 1/f_{periph}$
- 3. Time to data active from high-impedance state
- 4. Hold time to high-impedance state

Peripheral operating requirements and behaviors




Figure 15. SPI slave mode timing (CPHA = 0)




Figure 16. SPI slave mode timing (CPHA = 1)

$6.8.4 I^2C$

See General switching specifications.

6.8.5 **UART**

See General switching specifications.

6.9 Human-machine interfaces (HMI)

6.9.1 TSI electrical specifications

Table 29. TSI electrical specifications

Symbol	Description	Min.	Туре	Max	Unit
TSI_RUNF	Fixed power consumption in run mode	_	100	_	μΑ
TSI_RUNV	SI_RUNV Variable power consumption in run mode (depends on oscillator's current selection)		_	128	μА
TSI_EN	Power consumption in enable mode	_	100	_	μΑ
TSI_DIS	Power consumption in disable mode	_	1.2	_	μΑ
TSI_TEN	TSI analog enable time	_	66	_	μs
TSI_CREF	TSI reference capacitor	_	1.0	_	pF
TSI_DVOLT	Voltage variation of VP & VM around nominal values	0.19	_	1.03	V

7 Dimensions

7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to www.freescale.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin QFN	98ASA00473D
48-pin QFN	98ASA00466D
64-pin LQFP	98ASS23234W
80-pin LQFP	98ASS23174W

8 Pinout

8.1 KL25 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

80 LQFP	64 LQFP	48 QFN	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
1	1	1	1	PTE0	DISABLED		PTE0		UART1_TX	RTC_CLKOUT	CMP0_OUT	I2C1_SDA	
2	2	1	-	PTE1	DISABLED		PTE1	SPI1_MOSI	UART1_RX		SPI1_MISO	I2C1_SCL	
3	ı	-	_	PTE2	DISABLED		PTE2	SPI1_SCK					
4	1	-	_	PTE3	DISABLED		PTE3	SPI1_MISO			SPI1_MOSI		
5	-	_	_	PTE4	DISABLED		PTE4	SPI1_PCS0					
6	_	_	_	PTE5	DISABLED		PTE5						
7	3	1	_	VDD	VDD	VDD							
8	4	2	2	VSS	VSS	VSS							
9	5	3	3	USB0_DP	USB0_DP	USB0_DP							
10	6	4	4	USB0_DM	USB0_DM	USB0_DM							
11	7	5	5	VOUT33	VOUT33	VOUT33							
12	8	6	6	VREGIN	VREGIN	VREGIN							
13	9	7	-	PTE20	ADC0_DP0/ ADC0_SE0	ADC0_DP0/ ADC0_SE0	PTE20		TPM1_CH0	UARTO_TX			
14	10	8	_	PTE21	ADC0_DM0/ ADC0_SE4a	ADC0_DM0/ ADC0_SE4a	PTE21		TPM1_CH1	UARTO_RX			
15	11	1	-	PTE22	ADC0_DP3/ ADC0_SE3	ADC0_DP3/ ADC0_SE3	PTE22		TPM2_CH0	UART2_TX			
16	12	ı	-	PTE23	ADC0_DM3/ ADC0_SE7a	ADC0_DM3/ ADC0_SE7a	PTE23		TPM2_CH1	UART2_RX			
17	13	9	7	VDDA	VDDA	VDDA							
18	14	10	-	VREFH	VREFH	VREFH							
19	15	11	-	VREFL	VREFL	VREFL							
20	16	12	8	VSSA	VSSA	VSSA							
21	17	13	-	PTE29	CMP0_IN5/ ADC0_SE4b	CMP0_IN5/ ADC0_SE4b	PTE29		TPM0_CH2	TPM_CLKIN0			
22	18	14	9	PTE30	DAC0_OUT/ ADC0_SE23/ CMP0_IN4	DAC0_OUT/ ADC0_SE23/ CMP0_IN4	PTE30		TPM0_CH3	TPM_CLKIN1			
23	19	1	_	PTE31	DISABLED		PTE31		TPM0_CH4				
24	20	15	-	PTE24	DISABLED		PTE24		TPM0_CH0		I2C0_SCL		
25	21	16	-	PTE25	DISABLED		PTE25		TPM0_CH1		I2C0_SDA		
26	22	17	10	PTA0	SWD_CLK	TSI0_CH1	PTA0		TPM0_CH5				SWD_CLK
27	23	18	11	PTA1	DISABLED	TSI0_CH2	PTA1	UARTO_RX	TPM2_CH0				
28	24	19	12	PTA2	DISABLED	TSI0_CH3	PTA2	UARTO_TX	TPM2_CH1				
29	25	20	13	PTA3	SWD_DIO	TSI0_CH4	PTA3	I2C1_SCL	TPM0_CH0				SWD_DIO
30	26	21	14	PTA4	NMI_b	TSI0_CH5	PTA4	I2C1_SDA	TPM0_CH1				NMI_b
31	27	-	-	PTA5	DISABLED		PTA5	USB_CLKIN	TPM0_CH2				

80 LQFP	64 LQFP	48 QFN	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
32	28	-	-	PTA12	DISABLED		PTA12		TPM1_CH0				
33	29	_	_	PTA13	DISABLED		PTA13		TPM1_CH1				
34	_	_	_	PTA14	DISABLED		PTA14	SPI0_PCS0	UARTO_TX				
35	_	_	_	PTA15	DISABLED		PTA15	SPI0_SCK	UARTO_RX				
36	_	_	_	PTA16	DISABLED		PTA16	SPI0_MOSI			SPI0_MISO		
37	_	_	_	PTA17	DISABLED		PTA17	SPI0_MISO			SPI0_MOSI		
38	30	22	15	VDD	VDD	VDD							
39	31	23	16	VSS	VSS	VSS							
40	32	24	17	PTA18	EXTAL0	EXTAL0	PTA18		UART1_RX	TPM_CLKIN0			
41	33	25	18	PTA19	XTAL0	XTAL0	PTA19		UART1_TX	TPM_CLKIN1		LPTMR0_ ALT1	
42	34	26	19	RESET_b	RESET_b		PTA20						
43	35	27	20	PTB0/ LLWU_P5	ADC0_SE8/ TSI0_CH0	ADC0_SE8/ TSI0_CH0	PTB0/ LLWU_P5	I2CO_SCL	TPM1_CH0				
44	36	28	21	PTB1	ADC0_SE9/ TSI0_CH6	ADC0_SE9/ TSI0_CH6	PTB1	I2CO_SDA	TPM1_CH1				
45	37	29	-	PTB2	ADC0_SE12/ TSI0_CH7	ADC0_SE12/ TSI0_CH7	PTB2	I2C0_SCL	TPM2_CH0				
46	38	30	_	PTB3	ADC0_SE13/ TSI0_CH8	ADC0_SE13/ TSI0_CH8	PTB3	I2CO_SDA	TPM2_CH1				
47	_	_	_	PTB8	DISABLED		PTB8		EXTRG_IN				
48	_	_	_	PTB9	DISABLED		PTB9						
49	_	_	_	PTB10	DISABLED		PTB10	SPI1_PCS0					
50	-	_	_	PTB11	DISABLED		PTB11	SPI1_SCK					
51	39	31	_	PTB16	TSI0_CH9	TSI0_CH9	PTB16	SPI1_MOSI	UARTO_RX	TPM_CLKIN0	SPI1_MISO		
52	40	32	-	PTB17	TSI0_CH10	TSI0_CH10	PTB17	SPI1_MISO	UARTO_TX	TPM_CLKIN1	SPI1_MOSI		
53	41	1	_	PTB18	TSI0_CH11	TSI0_CH11	PTB18		TPM2_CH0				
54	42	-	-	PTB19	TSI0_CH12	TSI0_CH12	PTB19		TPM2_CH1				
55	43	33	-	PTC0	ADC0_SE14/ TSI0_CH13	ADC0_SE14/ TSI0_CH13	PTC0		EXTRG_IN		CMP0_OUT		
56	44	34	22	PTC1/ LLWU_P6/ RTC_CLKIN	ADC0_SE15/ TSI0_CH14	ADC0_SE15/ TSI0_CH14	PTC1/ LLWU_P6/ RTC_CLKIN	I2C1_SCL		TPM0_CH0			
57	45	35	23	PTC2	ADC0_SE11/ TSI0_CH15	ADC0_SE11/ TSI0_CH15	PTC2	I2C1_SDA		TPM0_CH1			
58	46	36	24	PTC3/ LLWU_P7	DISABLED		PTC3/ LLWU_P7		UART1_RX	TPM0_CH2	CLKOUT		
59	47	-	-	VSS	VSS	VSS							
60	48	-	-	VDD	VDD	VDD							
61	49	37	25	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPI0_PCS0	UART1_TX	TPM0_CH3			
62	50	38	26	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2			CMP0_OUT	
63	51	39	27	PTC6/ LLWU_P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_P10	SPI0_MOSI	EXTRG_IN		SPI0_MISO		

Pinout

80 LQFP	64 LQFP	48 QFN	32 QFN	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7
64	52	40	28	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_MISO			SPI0_MOSI		
65	53	-	-	PTC8	CMP0_IN2	CMP0_IN2	PTC8	I2C0_SCL	TPM0_CH4				
66	54	-	_	PTC9	CMP0_IN3	CMP0_IN3	PTC9	I2CO_SDA	TPM0_CH5				
67	55	-	_	PTC10	DISABLED		PTC10	I2C1_SCL					
68	56	-	_	PTC11	DISABLED		PTC11	I2C1_SDA					
69	-	-	-	PTC12	DISABLED		PTC12			TPM_CLKIN0			
70	-	-	1	PTC13	DISABLED		PTC13			TPM_CLKIN1			
71	_	-	_	PTC16	DISABLED		PTC16						
72	_	-	-	PTC17	DISABLED		PTC17						
73	57	41	1	PTD0	DISABLED		PTD0	SPI0_PCS0		TPM0_CH0			
74	58	42	-	PTD1	ADC0_SE5b	ADC0_SE5b	PTD1	SPI0_SCK		TPM0_CH1			
75	59	43	-	PTD2	DISABLED		PTD2	SPI0_MOSI	UART2_RX	TPM0_CH2	SPI0_MISO		
76	60	44	1	PTD3	DISABLED		PTD3	SPI0_MISO	UART2_TX	TPM0_CH3	SPI0_MOSI		
77	61	45	29	PTD4/ LLWU_P14	DISABLED		PTD4/ LLWU_P14	SPI1_PCS0	UART2_RX	TPM0_CH4			
78	62	46	30	PTD5	ADC0_SE6b	ADC0_SE6b	PTD5	SPI1_SCK	UART2_TX	TPM0_CH5			
79	63	47	31	PTD6/ LLWU_P15	ADC0_SE7b	ADC0_SE7b	PTD6/ LLWU_P15	SPI1_MOSI	UARTO_RX		SPI1_MISO		
80	64	48	32	PTD7	DISABLED		PTD7	SPI1_MISO	UARTO_TX		SPI1_MOSI		

8.2 KL25 Pinouts

The below figures show the pinout diagrams for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.




Figure 17. KL25 80-pin LQFP pinout diagram




Figure 18. KL25 64-pin LQFP pinout diagram




Figure 19. KL25 48-pin QFN pinout diagram




Figure 20. KL25 32-pin QFN pinout diagram

9 Revision History

The following table provides a revision history for this document.

Table 30. Revision History

Rev. No.	Date	Substantial Changes
1	7/2012	Initial NDA release.
2	9/2012	Completed all the TBDs, initial public release.
3	9/2012	Updated Signal Multiplexing and Pin Assignments table to add UART2 signals.

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

FreescaleTM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2012 Freescale Semiconductor, Inc.



Document Number: KL25P80M48SF0

Rev. 3, 9/19/2012

