

Annex 93B

(informative)

Electrical backplane reference model

This annex describes additional informative test points that may be used to partition the electrical backplane channel. See Figure 93B-1 and Table 93B-1.




Figure 93B-1—Reference model (one direction from one lane is illustrated)

Table 93B-1—Description of channel components

Test points	Description
TP0 to TP1	The printed circuit board between the transmitter and the separable connector closest to the transmitter. TP1 is defined to be the interface between the board and connector plug.
TP2 to TP3	The electrical path from the separable connector closest to the transmitter to the separable connector closest to the receiver. TP2 and TP3 are defined to be the interface between connector receptacle and the printed circuit board.
TP4 to TP5	The printed circuit board between the receiver and the separable connector closest to the receiver. TP4 is defined to be the interface between the board and connector plug. It is recommended that the AC-coupling capacitors be implemented between TP4 and TP5.
TP0 to TP5	The electrical backplane channel as defined in 93.9 or 111.9. TP0 and TP5 are defined to be the interface between the device package and the printed circuit board.