School/Faculty	Computing/Engineering	Page:	1 of 8	
Programme Name	Bachelor of Computer Science (C	omputer Net	works & Security)	
Course code:	SECR1013	Academic	Session/Semester:	2024/2025-1
Course name:	DIGITAL LOGIC	Dro/so roo	uisito:	NIL
Credit hours:	3	Pre/co req	uisite.	INIL

Course synopsis	Digital electronics is the foundat robots, automobiles, and industria electronics and provides a broad Students will get up-to-date programmable logic devices. Lal simulator software, actual devices	al control syste overview of m coverage of boratory exper	ms. This course introc any important concer digital fundamentals iments provide hand	luces the students to digital ots, components, and toolsfrom basic concepts to ds-on experience with the
Course coordinator	Dr. Mohd Fo'ad bin Rohani			
	Name	Section	Office	E-mail @utm.my
Course lecturer(s)	Dr. Zuriahati binti Mohd Yunos	01	N28-438-02, Level 4 N28	zuriahati
Bachelor in Software	Dr. Mohd Fo'ad bin Rohani	02	347-02, Level 3 (N28)	foad
Engineering	Assoc. Prof. Dr. Norafida binti Ithnin	03	02-22-01, Level 2 (N28A)	afida
	Mr. Ahmad Fariz bin Ali	04	207-04, Level 2 (N28)	ahmadfariz
	Mr. Ahmad Fariz bin Ali	01, 02	207-04, Level 2 (N28)	ahmadfariz
Bachelor of	Dr. Farkhana Binti Muchtar	03, 08	438-05, Level 4 N28	farkhana
Computer Science (major)	Ts. Dr. Nur Haliza binti Abdul Wahab	04	02-11-01, Level 2 (N28a)	nur. haliza
(major)	Dr. Zuriahati binti Mohd Yunos	05	N28-438-02, Level 4 N28	zuriahati
	Dr. Mohd Fo'ad bin Rohani	06, 07	347-02, Level 3 (N28)	foad
Bachelor in Software Engineering (MJIIT)	Ts. Dr. Sahnius Bt Usman			sahnius.kl

Mapping of the Course Learning Outcomes (CLO) to the Programme Learning Outcomes (PLO), Teaching & Learning (T&L) methods and Assessment methods:

P	repared by:		C	ertified by:	
	Name:	Dr. Mohd Fo'ad bin Rohani (Course Owner)		Name:	Professor Dr Md Asri bin Ngadi (Director of Computer Science)
	Signature:			Signature:	
	Date:	1 Oct 2024		Date:	

Department/Faculty:	Computer Science/ Computing	Page:	2 of 8	
Course code:	SECR1013	Academic :	Session/Semester:	2023/2024-1
Course name:	DIGITAL LOGIC	Duo /00 404	··icito.	
Credit hours:	3	Pre/co req	uisite:	-

No.	CLO	PLO (Code)	Weight (%)	Taxonomies and generic skills	T&L methods	*Assessment methods
CLO1	Apply the fundamentals of digital knowledge concept and numbering systems to digital logic circuits.	PLO1(KW)	12	C3	Lecture Tutorial	Q, T
CLO2	Design combinational logic circuits using logic gates and Boolean algebra.	PLO1(KW)	27	C4	Lecture Tutorial	Q, T
CLO3	Design sequential asynchronous and synchronous circuits using fundamentals of latches and flip-flops.	PLO1(KW)	29	C4	Lecture Tutorial	Q, F
CLO4	Use the techniques, skills and digital logic tools in a successful lab exercise.	PLO2 (AP)	17	Р3	Lab	L1, L2, L3
CLO5	Design, implement and report on a digital logic circuit based on practical problems.	PLO2 (AP) PLO4(CS)	15	P5 CS1	Problem- based learning	L4, PR, GR D
*T – Te	st; Q – Quiz; HW – Homework; L – Lab, GR	– Group Repo	ort; PR – Pr	oject; D - Demo, I	– Final Exam	etc.

Details on Innovative T&L practices:

No.	Туре	Implementation
1.	Active learning	Conducted through in-class activities
2.	Project-based learning	Conducted through design project. Students in a group of 2 design projects that require digital logic solutions involving the design and verification using real devices. Compliance to the design specifications need to be given in the form of written reports and demo.

Weekly Schedule:

	PART 1: BASIC CONCEPT & NUMBER SYSTEMS
Week 1 6 - 10 Oct	Class briefing Module 1: Digital Logic Overview Digital and Analogue Quantities, Binary Digits, Logic Levels and Digital Waveforms, Introduction to Logic Operations, Overview of Logic Functions, Fixed-Function IC, Programmable Logic Device (PLD)
Week 2 13 – 17 Oct	Module 2: Number Systems and Codes Numbering System (Decimal, Binary, Octal and Hexadecimal), Number Conversion between Bases, Binary to Octal and Hexadecimal Conversion, Codes: BCD, GRAY, Parity
Week 3 20 – 24 Oct	Module 2: Number Systems and Codes ASCII Arithmetic Operations: Integer (Unsigned, Signed Number) Operations: Addition and Subtraction
Week 4 27 – 31 Oct	Module 3: Logic Gates Inverter (NOT), AND, OR, NAND, NOR, XOR and XNOR Gates Introduction to DEEDS

Department/Faculty:	Computer Science/ Computing	Page:	3 of 8	
Course code:	SECR1013	Academic :	Session/Semester:	2023/2024-1
Course name:	DIGITAL LOGIC	Duo /00 404	··icito.	
Credit hours:	3	Pre/co req	uisite:	_

24.5 :	
31 Oct	
Deepavali (Thu)	Module 4: Boolean Algebra and Logic Simplification
(Tilu)	Laws and Rules of Boolean Algebra, DeMorgan's Theorem
	Quiz 1
	Module 4: Boolean Algebra and Logic Simplification
X47 1 - F	Logic Representation (Boolean to Logic Circuit, Logic Circuit to Boolean, Boolean to Truth Table, Logic
Week 5 3 – 7 Nov	Circuit to Truth Table,
	Lab 1: Basic Gate
Week 6	Module 4: Boolean Algebra and Logic Simplification
10 - 14 Nov	Simplification Using Boolean Algebra, Standard Forms of Boolean Expressions (SOP and POS Form),
	Module 4: Boolean Algebra and Logic Simplification
	Karnaugh Map (K-Map), K-Map Minimisation (SOP and POS), Don't Care Conditions
	Module 4: Boolean Algebra and Logic Simplification
	Karnaugh Map (K-Map), K-Map Minimisation (SOP and POS), Don't Care Conditions
Week 7 17- 21	
Nov	Module 5: Combinational Logic Circuit
	Basic Combinational Logic Circuits (AND-OR, AND-OR-INVERT, XOR, XNOR),
Week 8	MID SEMESTER BREAK
24 Nov – 30 Nov	
	Module 5: Combinational Logic Circuit
	Universal Property of NAND and NOR, Dual Symbol, Design a Combinational Circuit
Week 9	
1 Dis - 5 Dis	Quiz 2
	Lab 2: Combinational Logic Circuit (Software Deeds)
	Module 6: Functions of Combinational Logic
Week 10	Basic and Parallel Binary Adders, Comparators, Decoders, Encoders, Multiplexer (Data Selector),
8 - 12 Dis	Demultiplexer, Code Converter, Parity Generator/ Checker
	Module 7: Latches, Flip-Flops and Timers
Week 11	Latch (SR, Gated SR and Gated D), Flip-flop (SR, JK, D, T),
15 Dis - 19	
Dis	Mid Term (Chap 1-5)
	Tuesday (17 Dis) – 8pm – 10.30 pm

Department/Faculty:	Computer Science/ Computing	Page:	4 of 8	
Course code:	SECR1013	Academic Session/Semester: 2		2023/2024-1
Course name:	DIGITAL LOGIC	Dro/co ros	uisita	
Credit hours:	3	Pre/co requisite:		-

	Module 8: Counters
	Types of Sequential Circuits, Counters, Design and Analysis of Asynchronous Counter, Operation
Week 12 22 - 26 Dis	(Up/Down, Truncated), Asynchronous Counter Decoder,
07.5	Project Assignment (Deeds)
25 Dec – Christmas	- Design Deeds
(Wed)	 Part 1: Basic Counter (Counter, Comparator)
()	 Part 2: Advanced Features (MSI Chap 5)
	- Full Report, Presentation & Demo
	Module 8: Counters
W 140	Flip-flop Excitation Table, Design and Analysis of Synchronous Counter (Up/Down, Truncated), Counter
Week 13 29 Dec - 2	for Arbitrary Sequences,
Jan	
	Lab 3- Sequential Logic Circuit (Counter)
	Module 8: Counters
Week 14	Cascaded Counter, Analysis of Sequential Circuits (SR, JK, D, T)
5 – 9 Jan	
	Module 9: Shift Register
Week 15	Basic Shift Register Functions, SISO, SIPO, PISO, PIPO, Bidirectional Shift Register, Shift Register Counter
12 – 16 Jan	(Ring and Johnson Counter)
	Quiz 3
Week 16	
19 – 25 Jan	
29- 30 Jan	REVISION WEEK
(Chinese	Project 2 – Group Report, Presentation & Demo (TBA)
New Year)	
11 Feb-	
Thaipusam	
	Final Examination

Transferable skills (generic skills learned in course of study which can be useful and utilised in other settings):

Communication skills		

Department/Faculty:	Computer Science/ Computing	Page:	5 of 8		
Course code:	SECR1013	Academic Session/Semester:		2023/2024-1	
Course name:	DIGITAL LOGIC	Pre/co requisite: -			
Credit hours:	3			-	

Student learning time (SLT) details:

Distributio	Teaching a							
n of course content	Guided Learning (Face to Face)				Guided	Independe	TOTAL SLT	
CLO	Lecture	Tutorial	Practical	Others	Learning NF2F	nt Learning NF2F		
CLO 1	5	1		2	2	4	14h	
CLO 2	13	2		2	4	16	37h	
CLO 3	18	3		2	4	22	49h	
CLO 4			8	2		2	12h	
CLO 5			2	2		4	8h	
Total SLT	36	6	10	10	10	48	120h	

Formative Asse	ssment	PLO	Percentage	Total SLT
1	Lab 1 – 3 (CLO4)	PLO2 (AP)	17	As in CLO4 (12h)
2	Quiz 1 – 3 (CLO1, CLO2, CLO3)	PLO1 (KW)	18	2h
3	Project Design (CLO5)	PLO2 (AP)	5	As in CLO5 (2h)
4 Project Report (CLO5)		PLO2 (AP)	5	As in CLO5 (5h)
	Presentation/Demo (CLO5)	PLO4 (CS)	5	As in CLO5 (1h)
5 Mid-term (CLO1, CLO2, CLO3)		PLO1 (KW)	20	2h
	Total		70	
Summative Ass	essment		Percentage	Total SLT
1 Final Exam (CLO3)		PLO1 (KW)	30	3h
	Total		30	
Grand Total SLT	120h			

Special requirement to deliver the course (e.g. software, nursery, computer lab, simulation room):

Digital Logic Lab and Lab Assistant (TA)

Department/Faculty:	Computer Science/ Computing	Page:	6 of 8		
Course code:	SECR1013	Academic Session/Semester:		2023/2024-1	
Course name:	DIGITAL LOGIC	Pre/co requisite:			
Credit hours:	3			-	

Software: Deeds Software, WinCUPL software, Wellon software, Universal Programmer Hardware: Burner device, ETS5000, Integrated Circuits (IC), IC Tester, Coloured wire.

Learning resources:

Text book (if applicable)

Digital Logic (2018), School of Computing, Faculty of Engineering, UTMJB
Digital Logic Lab Manual (2021), School of Computing, Faculty of Engineering, UTMJB

Main references

Floyd, T.L., (2014), "Digital Fundamentals", 10th Edition, Prentice Hall, USA.

Additional references

Tocci, R.J., Widmer, N.S. and Moss, G.L, (2014), "Digital Systems", 11th Edition, Prentice Hall, USA. Roth, C., (2014), "Fundamental of Logic Design", 7th Edition, Thomson Brooks, USA.

Online

http://elearning.utm.my

Academic honesty and plagiarism:

Assignments are individual tasks and NOT group activities (UNLESS EXPLICITLY INDICATED AS GROUP ACTIVITIES). Copying of work (texts, lab results etc.) from other students/groups or from other sources is not allowed. Brief quotations are allowed and then only if indicated as such. Existing texts should be reformulated with your own words used to explain what you have read. It is not acceptable to retype existing texts and just acknowledge the source as a reference. Be warned: students who submit copied work will obtain a mark of **zero** for the assignment and exams and disciplinary steps may be taken by the Faculty. It is also unacceptable to do somebody else's work, to lend your work to them or to make your work available to them to copy.

Other additional information (Course policy, any specific instruction etc.):

- 1. Attendance is compulsory and will be taken in every lecture session. Student with <u>less than 80%</u> of total attendance is not allowed to sit for final exam.
- 2. Students are required to behave and follow the University's dressing regulation and etiquette all the time.
- 3. Exercises and tutorial will be given in class and some may be taken for assessment. Students who do not do the exercise will lose the coursework marks for the exercise.
- 4. Assignments must be submitted on the due dates. Some points will be deducted for late submissions. Assignments submitted three days after the due date will not be accepted.
- 5. Make up exam will not be given, except to students who are sick and submit medical certificate confirmed by UTM panel doctors. Make up exam can only be given within one week of the initial date of exam.

Department/Faculty:	Computer Science/ Computing	Page:	7 of 8		
Course code:	SECR1013	Academic Session/Semester:		2023/2024-1	
Course name:	DIGITAL LOGIC	Pre/co requisite: -			
Credit hours:	3			-	

			PLO 1 (KW) PLO2 (AP)		PLO4 (CS)				
	No.	Assessment	CLO1	CLO2	CLO3	CLO4	CLO5	CLO5	Total %
	1	LAB 1				5			5
	2	LAB 2				6			6
	3	LAB 3				6			6
	4	QUIZ 1	6						6
		QUIZ 2		6					6
		QUIZ 3			6				6
		PROJECT							
		PROJECT PART 1					3		
		(Basic Design)							
		PROJECT PART 2						2	5
	5	(Advanced							
		Features)							
		REPORT					5		5
		PRESENTATION					3		5
		DEMO						2	5
	6	MID TERM	6	14					20
	7	FINAL EXAM		7	23				30
	Total		12	27	29	17	10	5	105
				68		2	7	5	100

Disclaimer:

No one is allowed to use texts or excerpts from lectures or other teaching and learning activities at Universiti Teknologi Malaysia **except** for the purpose of his/her studies. In particular, making copies of the texts or excerpts in any form at all for the purpose of publication or distribution is strictly forbidden.

Department/Faculty:	Computer Science/ Computing	Page:	8 of 8		
Course code:	SECR1013	Academic Session/Semester:		2023/2024-1	
Course name:	DIGITAL LOGIC	Pre/co requisite: -			
Credit hours:	3			-	

While every effort has been made to ensure the accuracy of the information supplied herein, Universiti Teknologi Malaysia cannot be held responsible for any errors or omissions.