	Von Neumann Machine and RISC						
	-> Reduced Instruction Sit Computer (RISC): DLX style						
	· avilhontic unit: 32 32-bit histors (4[0],, 4[31])						
	control unit:	<u>.                                    </u>					
	· instruction up (hr (ir) contains cody (10691 vanor)	4)					
prépara counter (pc)							
control unit:  instruction up (hr (ir) contains code, shood variable),  instruction up (hr (ir) contains code, shood variable),  construction up (hr (ir) contains code, shood variable),  contains co							
	· store ( numy): in s2-sit words, by ti-adialissia ( vousilo),, vousil	/لـٰ					
	-> implement loader and interpreter:						
	-> unplument loader and inhabite pe by h-add n 1590	:					
	2 Atch instruction from mun[pc/4] into it						
3. duade instruction into opposite parameters							
	4 execute instruction						
	4. execute instruction 5. goto 2.						
	Instruction formats:	, , (					
	14 00 codes 32 horitors / moundacte addussing (for of	444					
	Instruction formats:  14 op codes 32 upitus  Chits 5 bits 5 bits 16 bits sign-extended to 32 bit  TI OD 16025-1 b 15 c c 2 215-1	ς					
	71 op 0404251 b -2154C4215-1						
	boils 5 bits 5 bits 11 bits >5 bits						
	F2 op a b musid c						
	11.1 absolute jumps						
	bits absolute jumps > 26 bits						
	<del>4</del> 3 op 0≤ c ≤ 2 <sup>26</sup> 1						
	•						

Decoding Mstructions
int op; — hair only 6 (sbs luc
int a; int a; 5 /565 int c; = 5-26 /sbs | plus njn) int instruction; (-32 5its logical shift decode() { // in linker and emulator! // works for format F1 and F2 but not F3 // assuming: 0 <= instruction <= 2^32-1 op = (instruction >> 26) & 63 (1 0x3F: 6 lsbs a = (instruction >> 21) & 31; // 0x1F: 5 lsbsb = (instruction >> 16) & 31; // 0x1F: 5 lsbsc = instruction & 65535; // OxFFFF: 16 lsbs if (c >= 32768) $c = c - 65536; // 0x10000: 2^16$ a sill be marker sign-priserving extension to 32 sits (from 16 bits) decodeF3() { // in linker and emulator! // works for format F3 only // assuming: 0 <= instruction <= 2^32-1 op = (instruction  $\gg$  26) & 63; // 0x3F: 6 lsbs c = instruction & 67108863; // 0x3FFFFFF: 26 lsbs

Rigister Instructions a constant! Format FI: immudiate addressing by h-addressed ADDI a, b, c: reg[a] = reg[b] + 0: pc = pc + 4; SUBI a, b, c: reg[a] = reg[b] - c; pc = pc + 4; MULI a, b, c: reg[a] = reg[b] \* c; pc = po + 4; sign-exhaded to 32 bits! DIVI a, b, c: reg[a] = reg[b] / c; pc = pc + 4; MODIa, b, c: reg[a] = reg[b]% c; pc = pc + 4; CMPI a, b, c: reg[a] = reg[b] - c; pc = pc + 4; \( \text{rcg[n] == 0 if \( \text{Hg[6] == c} \) rig[a] >=0 if ng[b] >= c nj [a] >0 ij nj [b] >c no our low. 49[1] =< 0 if ny[6] =< c -> mhitz SUBI

(and DIVI)

which may trap M[a] !=0 if Ng[b] !=c tormat 72: unstr addresing un: just ADD a, b, c: reg[a] = reg[b] + reg[c]; pc = pc + 4; nport SUB a, b, c: reg[a] = reg[b] - reg[c]; pc = pc + 4; ourllow MULa, b, c: reg[a] = reg[b] \* reg[c]; pc = pc + 4; DIV a, b, c: reg[a] = reg[b] / reg[c]; pc = pc + 4;MOD a, b, c: reg[a] = reg[b] % reg[c]; pc = pc + 4; CMP a, b, c: reg[a] = reg[b] - reg[c]; pc = pc + 4; other instructions (not needed home): · LSH, ASH: logical, arithmetic shift · boolian operators

## Munoy Instructions

Format FI: load and ston word by h-addussed LDW a, b, c: reg[a] = mem[(reg[b] + c)/4]; pc = pc + 4; STW a, b, c: mem[(reg[b] + c)/4] = reg[a]; pc = pc + 4; Upister-vilative addrssing Format II: pop and push POP a, b, c: reg[a] = mem[reg[b]/4]; reg[b] = reg[b] (+)(c;) pc = pc + 4;PSHa, b, c: reg[b] = reg[b] - c; mem[reg[b]/4] = reg[a]; pc = pc + 4;Stack grows from.

## Control Instructions

Format Fl: conditional branching (pc-Mation) BEQ a, c: if (reg[a] == 0) pc = pc + c \* 4; else pc = pc + 4; BGE a, c: if (reg[a] >= 0) pc = pc + c \* 4; else pc = pc + 4; BGT a, c: if (reg[a] > 0) pc = pc + c \* 4; else pc = pc + 4; BLE a, c: if  $(reg[a] \le 0)$  pc = pc + c \* 4; else pc = pc + 4; BLT a, c: if (reg[a] < 0) pc = pc + c \* 4; else pc = pc + 4; BNE a, c: if (reg[a] != 0) pc = pc + c \* 4; else pc = pc + 4; by te-addressed ? Format TI: unconditional branching (pc-Mahin)

BRC: pc = pc + c \* 4; Mink Mishr (hardwan conumtion)

BSRC: reg[31] = pc + 4; pc = pc + c \* 4; branch to subrontime Format F2: non from subroation RET c: pc = reg[c];Format F3: unconditional jump (alsolut) JSR c: reg[31] = pc + 4; pc = c;jump to subtention

## 1/0 histractions

Format F2: file manayment

```
FLO a, b, c:
open file (pointer to file name string: reg[a];
          pointer to mode string "r" or "w": reg[b]) {
 ...fopen...
 reg[c] = file descriptor;
                                         API
                                 1its C
FLC c:
close file (file descriptor: reg[c]) {
 ...fclose...
Format Fd: reading and writing
RDC a, c:
read character from open file (file descriptor: reg[a]) {
 ...fread...
 reg[c] = read character;
WRC a, c:
write character to open file (file descriptor: reg[a];
                             character: reg[c]) {
 ...fwrite...
> other instantions an possible
Kegninnunt:
```

· your mulater met be "closs" le red processor!

## System Interface

1					
· systum	prouduris:	opun, closs, ha	1, with,	pmit	Milloc
V	1	1 / /	•	1 7	

· then are two choices:

1. withen by hand in MxIsc code

2. Drittom by hand in language in which unulator is written

( MRISC)

Coch is promidel:

1. by compiler, or

2. as library, or

3. in mundator

~> Mynins understanding Low proadur stack of is constructed for prosing prometers

compiler

MCPU

rock is part of muhator ~ muntator Homis Virtual Macune