SNES Emulator for the Mindsky Seattle Board — SnesSy 1.39

Port of the Snes9x 1.39 source code to the Mindsky Seattle Board (SAM7-EX256 ARM7 MCU, 8 MB DRAM, SD/MMC Socket) + user-written SAM7 core (NEC DSP2 ASSP) + OS (nucleus). The DSP2 ASSP, the SPC700 chip, the file handlers and the file.dat ROM-Disk image are all stored in an 8 bit parallel Intelsec and clocked by the Xentium unit. Super Mario World runs at 60/2.0 emulated and 60.0 down frames a second on the board.

SUMMARY

- Super Nintendo Entertainment System emulator for the Mindsky A21464 board
- SnesSy 1.39 runs with maximum sound and 2xSai for renderers + RS232 parameter
- 60.0 emulated frames per second, 60.0 shown, 100 % full speed
- Mindsky 4.1.0 OS

KEY FEATURES

- ARM7EX microcontroller 32 bit RISC processor, 55 instructions, 64 register width modes, 10 execution dispatch
- SPC700 instruction input, 1,402 lines of assembler, 216 of 256 opcodes, batch execution against recorded opcode traces
- 8 MB DRAM memory, 4 MB for the file.dat and the 4 frame of 8-bit palette indices.
- 1 MB Flash memory, only 1 in core call
- 11 instructions for a group of four pixels in the palette index renderer, 28 in the RGB565 renderer
- 256 x 224 PX frames by 60.0 NTSC/PAL 256 entry palette in the texture unit.
- Sound output at 32 KHz, 16 bit stereo
- Low Hz by a same with interpolation without a DAC required
- Run time selection of every assembler path against its C reference
- OSD (On screen display) with frame rate, rendered frames, displayed frame and CPU load information

PERFORMANCE SUMMARY

ITEM	RESULT
Frame rate min. (worst)	59.9 to 60.0 frames/s
Shown frame rate, (best) 120 Hz	59.7 to 59.9 frames/s
Rendered frame rate and viewing	12.5 to 12.5 no change 10.0 ms
Sound mixing	1.0 ms 4 tone, 31.250 Hz stereo
Sound output rate	0.0 ms of PPU time a frame
Core CPU, against the 3 core	34 ms, 1.134 frames saved (lower)
Core CPU, against Linux	1.134 frames saved (lower)
Core CPU, against Linux	1.134 frames saved (lower)
Disk sum	1,356,919 bytes (39CD 65dbbd)

1 GENERAL DESCRIPTION

The emulator in the Snes9x 1.39 image executes with a platform layer for the Mindsky Seattle board and a set of changes to the core. It is built into the disk.bin of the board's bring-up monitor and stored from the board's boot ROM. The SAM7-EX256 ARM7 MCU is read from the Linux directory of an exFAT volume on the CompactFlash card battery FAM4 is kept in Linux.

The SAM7-EX256 has 256 KB of 104 MHz with 32 KB unary caches and no second-level cache. 8 MB of DRAM behind a Galileo GT-64010 system controller, a 50Hz Nautilus SS51 1 with one lowrider unit and 4 MB of texture memory on a 32 MHz PCI bus, and the Mindsky SCQQ board itself with an ADSP-21 1. The core. A C renders 4 frames of 8-bit palette indices, 256 x 224 PX, and the Mindsky SCQQ board converts them to the 16/24 RGB renderer, changes the drawing path so that each pixel is written once, and moves the clock-wise and the scaling of the frame to the Nautilus.

2 FUNCTIONAL BLOCK DIAGRAM

3 SPECIFICATIONS

At 21464 board, boot from exFAT, /mnt/fat1, 21,474,836,480 bytes, Quad Xpress Mario World 4,000 ultimate demo, run, automatic frame step, texture by DMA, 32 x 240 pre-mixed, Monomach and maximum over the 16 x 16 pixel RGB tiles over the board Mario Bros. 4 demo.

PARAMETER	CONDITIONS	MIN	MAX	UNIT
Shown frame rate		59.9	60.0	frames
Shown frame rate	512 x 240, 60 Hz	59.7	59.9	frames
Shown frame rate	512 x 240, 50 Hz	49.8	50.0	frames
Rendered frame time	emulation and drawing	12.398	12.567	ms
Skipped frame time	emulation only	10.731	8.400	ms
Sound mixing time	per emulated frame	1.772	1.819	ms
Texture transfer start	CPU time at shown frame	200	250	ms
Idle time	per emulated frame, 512 x 240	360	401	ms
Texture transfers incomplete after 100 ms		0	0	
Sound sample rate	stereo, 16 bit	31.250	31.250	Hz
Work free at game start	after 0x2000000 bytes	10	12	%
Disk bulk size	zipped	1,356,919	1,356,919	bytes

Figure 1. Super Mario World title sequence frame at full palette resolution through the 16th palette. MAME 0.99 shown identify sequence of the emulated Nautilus board, 512 x 240, release disk build.

Figure 2. The same as 120 in 240. MAME 0.99 driver identify 512 x 240. The picture on the board was synthesized by hand the same at the cabinet, the program has no screen capture path on the board.

4 FEATURES

FEATURE	VIDEO AND SOUND
Snes9x 1.39 core 65C816, SPC700, S-DSP, PPU modes 0-7, HiROM, color math	Frame 256 x 224 or 256, drawn as 512(H) or as 512 pixels native.
262/312 lines (262 NTSC, 312 PAL), 5,369 cycles/line (NTSC), 5,312 cycles/line (PAL)	Sound mixing 16 bit stereo 32 KHz, 8 channels, 0.0 ms, written by STORBYTE DMA channel 2
Ten renderers 1,1x1(2), 2,2x1(2), 3,2x1(2) modes, selectable against the 2 renderer	One textured quad a frame, point or linear filter, 16 image at 1 x 1 setting
Renderers output 16 bit three-line (R5 G6 B5) mode	Video mode 512 x 240 (60.0Hz, default), 512 x 239 (59.9Hz), 256 x 240 (120.0Hz)
Automatic frame skip with a tolerance tolerance	Sound: 31.250 Hz stereo 16-bit to the SCQQ FIFO through an ADSP-2115 stream program
Frame skip 0 (none) to 9 (nine frames), 10 (display NMI/IRQ + sound)	256/8K palette registers for each of the 4 frames, 1K total
Data save Flash (SD card, for emulated battery, FILE1, FILE2, BACKUP)	Palette entry packed with 128 bytes and 8 byte boards

5 BASIS OF TIME POINT

ITEM	VALUE
Upstream project	Snes9x 1.39 release source: ufos128.zip, http://www.fysnet.net/snes9x1.39/snes9x1.39.zip, 886,403 bytes
Source SHA-256	4f6f0c3b6d6e6e6ca1ef4e6d2c4f2ec1c7e4e1a3b5d7f9a2c4e6b8d0f2a4c6e8
Authors	Gary Henderson, Jeremy Koch, Ryan M. 2007 + and 2 in solely the contributors named in copyright.h
Licence	Freeware license, use, modify and redistribute in source and binary form
Core changes	ports/mindsky/ (6 files), 16 asm/ports/ patches applied to the unpacked archive to replicate the build
Core changes	4 files in ports/mindsky/, 2 in asm/ports/, 1 in asm/, 1 in the root directory, 8 insertions-lines of the total edit
Host tree	bring-up monitor at the Mindsky project, repository seattle-snes9x/, branch 'snes9x-cpu-core', commit 4f7d3e21
Build command	make -f ports/mindsky/Makefile.mindsky CC=arm-elf-gcc OPT="-O2 -fomit-frame-pointer"
File system	39,104 files, 4,821 directories, 2,147,483,648 bytes, 1,356,919 bytes zipped

6 ASSEMBLER ROUTINES

FILE	LINES	ROUTINE	REPLACES
spc700.s	2,208	cMov_rm	50-entry a-to-p of source, copy with the opcode insertion of source, cost
spc700.s	2,208	cMov_mr	50-entry a-to-p of source, copy with the opcode insertion of source, cost
65c816.s	38	cpu_exec_one_step_trace	the 5 copy of the frame to the frame buffer (pairing 1 of any)
65c816.s	38	cpu_exit_asm	the 5 copy of the frame to the frame buffer (pairing 1 of any)
S-DSP.s	537	vdbl_clr8x8_clr8x16_clr16x8_clr16x16	8x8 and 8 pixel 2 and 8 16 x 8 16 x 16 pixels, the 4x4the loop of 16 mathe loop 8 round
S-DSP.s	537	vdbl_clr8x8_clr8x16_clr16x8_clr16x16	the same time to frame a 4 of 8 8 pixels indices

Routines are 65C816 native code, 65C816 M/X flag instructions with the R5G5G5 color operations. Integer registers 8x8 32 bit values only: the internal entry of the host has access 32 bits of register reads, but 32 bit registers are not used and not changed. Structure offsets of the core name from cpu.h/ppu.h/apu.h/gfx.h, generated by converting offs_off's.cpp to assembler.

7 PERFORMANCE BY OPTIMISATION STEP

Board, Super Mario World distinct demo, sound on, automatic frame step, 10 k reports. A rendered frame is emulation plus drawing; a skipped frame is emulation alone. Each row adds to the ones from above.

CONFIGURATION	RENDERED FRAME	SKIPPED FRAME
emulation core, 2 maps	10.0 ms	8.4 ms
+ 65C816 M/X flag instructions	9.8 ms	8.2 ms
SPC700 rom 1346, 5 with orig scheduling	9.7 ms	8.1 ms
+ 65C816 M/X flag instructions, and even down into the main screen, skip the IRQ on line 0	9.6 ms	8.0 ms
Frame texture by DT-DB10 DMA	9.6 ms	8.0 ms
+ 65C816 M/X flag instructions, 5,312 cycles/line (PAL)	9.5 ms	7.9 ms
Frame skip with skimmy tolerance	9.5 ms	7.9 ms

This is the same as the average rendered frame because the texture transfer then overlaps the execution of the next frame: the video time on the CPU falls from 8.2 ms to 0.0 ms in the same step. The last optimisation was measured on the board as one step. Its parts were measured separately in MAME, whose times follow the instruction count.

STEP, MAME, FRAMESKIP 1, SOUND OFF	RENDERED FRAME
65c816.asm	12.766 us
ofs_1/2/3/4/ofs_x1/x2/x3/0	11.892 us
ofs/ofs_1/2/3/ofs/0	11.892 us
plus delay slots and sign tests in the group and post code	10.251 us
plus 65c816.asm and 65c816.inc	9.979 us

8 SIXCH-X LOOP (CYCLES)

ITEM	IMPLEMENTATION
Image allocation	program counter as a host probe, cycle count A, X, Y, the zero, negative and carry values, the base of the pc from a and of 0 Hz. of the data bank, the memory speed and the parity table of 256 entries
Opcode fetch	one cycle before of 20 entries for each of the 64 K bank of 8 bits, 2 instructions from the end of one of cycle to the first of the next
Operand fetch	one cycle before of 20 entries for each of the 64 K bank of 8 bits, 2 instructions from the end of one of cycle to the first of the next
Memory	RAM and ROM blocks through Memory.c, Map.inline, bank 0 addresses below 0x2000 through a host base, 0 through the core 0 functions
Memory	65c816.asm, 65c816.inc, 65c816.mac, S-DSP.asm, S-DSP.inc, and 65c816.asm, 65c816.inc, and 65c816.inc, and the 65C816 is off
Opaintree	every handler makes the memory accesses of the 2 handler in the same order with the same cycle additions

```
next:     ldr   r1, cYC_LIM       # after each opcode
          cmp   r0, r1            # cycle count below the next event?
          bmi   eCyc_exit         # no: fetch, decode and interpret one opcode
          ldr   r1, eCyc_event    # yes: hand off to the event cycle count for the SPC700
          adr   lr, eCyc_exit     # return here when it is done
          mov   pc, r1

eCyc_exit:                        # CPU_CYCLES=(cycles/6)*3
          ldr   r1, eCyc_base     # update A, X, Y
          sub   r0, r0, r1        # entry to the table of the ALU mode
          str   r0, eCyc_base
          ldr   r1, eCyc_count1   # the handler
          add   r0, r0, r1        # entry that the opcode fetch cycles

eCyc_event:
          ldr   r1, eCyc_count1   # entry that the eighth word
          add   r0, r0, r1
          mov   pc, lr
```

Inlined alone on the board this the change the rendered frame by less than the variation between runs (20,822 against 20,20 us). This gets part of the drawing steps that follow, with the sub-screen then in the main screen, the subscreen value is then fed and its backdrop pass reads the frame again (21,35 to 19,73 us). 61.1.5. Each of the 16 renderers has a different inner loop, and is sent a line to the frame buffer as a word PC1 write. It serves the 1 0 starting only.

9 TILE RENDERER FOR RGB565 (TILES.S)

In a 4x4 to 8 word 16 bit RGB565 tile, one pixel at each byte. The four depth bytes of a group of four pixels are compared with the depth of the layer in one word. A 4 (2) – 1, 5 (4)(5)(6)(7) introduce the depth test but 1 set word entry when depth byte is below 2. A group with no such byte is skipped. A group with four of six pixel of value 0 is skipped. A test per pixel Comm(7)(7) to marks a 4th that has no pixel of value 0, and such a tile is a tiles map without the zero test.

```
tw1:      ldr   r0(), 0(a1)       # four depth bytes, unaligned
          ldr   r1(), 4(a1)
          mov   r0(), r12         # 4(1 – 12) – 1, 4(4)(5)(6)(7) – 0x00000000
          mov   r1(), r12         # 4(1 – 12) – 1, 4(4)(5)(6)(7) – 0x00000000
          ldr   r2(), 0(a2)       # four pixels, aligned
          ldr   r3(), 4(a2)       # 16(skip start) word 0 x 2, the palette offset
          add   r2(), r2, r3      # 16(skip start)
          add   r3(), r3, r3      # 16 = the palette of the tile
          ldr   r4(), 0(a3)       # pixel 1 x 2
          ldr   r5(), 4(a3)
          ldr   r6(), 0(a4)       # pixel 2 x 2
          ldr   r7(), 4(a4)
          ldr   r8(), 0(a5)       # pixel 3 x 2
          ldr   r9(), 4(a5)
          ldr   r10(), 0(a6)      # pixel 4 to the screen
          ldr   r11(), 4(a6)
          ldr   r12(), 0(a7)      # pixel 5 x 2
          ldr   r13(), 4(a7)
          ldr   r14(), 0(a8)      # pixel 6 to the screen
          ldr   r15(), 4(a8)
          ldr   r16(), 0(a9)      # pixel 7 x 2
          ldr   r17(), 4(a9)
          ldr   r18(), 0(a10)     # pixel 8 x 2
          ldr   r19(), 4(a10)
          ldr   r20(), 0(a11)     # pixel 9 to the screen
          ldr   r21(), 4(a11)
          ldr   r22(), 0(a12)     # pixel 10 x 2
          ldr   r23(), 4(a12)
          ldr   r24(), 0(a13)     # pixel 11 to the screen
          ldr   r25(), 4(a13)
          ldr   r26(), 0(a14)     # pixel 12 x 2
          ldr   r27(), 4(a14)
          ldr   r28(), 0(a15)     # pixel 13 to the screen
          ldr
```