Date Sheet'd: SNES-A21464 Working: A21464 Rev1.0 Schematic: A21464 Rev1.0 Gerber: A21464 Rev1.0

SNES Emulator for the Wideboy Seattle Board – SNES 13p

Port of the Seattle 1.30h core to the Wideboy A-21464 arcade board (QAT-P80000 at 192 MHz, 8 MB DRAM, 3Dfx Voodoo SST-1 with one TMU, DCS2 ADSP-2115 sound). The SNES CPU, PPU, APU and cartridge mapper run entirely on the QAT-P80000; the Voodoo SST-1 is driven from the host's video-out connector and the QAT-P80000 is configured as a Voodoo PCI device. Save RAM is kept on a microSD and flushed to the QAT-P80000's NOR flash on power-down.

The board has a QSO-P80000 at 192 MHz, 8 MB DRAM, 2 MB video-out and no second-level cache; a 3Dfx Banshee & Gallant GT-640 EQ7 system controller; a 3Dfx Voodoo SST-1 with one texel unit and 4 MB of texture memory; an ADSP-2115 running at 30 MHz; and a Crystal CS4281 sound codec with an ADSP-2115. The core is 2-channel, 16-frames-a-second on the processor. The work recorded here replaces the inner loops of the core by RGB565 assembler, changes the drawing path so that each pixel is written once, and moves the save-RAM and the scaling of the frame to the Voodoo.

1 SUMMARY

- Super Nintendo Entertainment System emulator for the Wideboy A-21464 board
- Seattle 1.30h core with instruction loops and tile renderers in RGB565 assembler
- Voodoo SST-1 driven from the host's video-out connector
- CRC-32 verification of machine state, rendered frames, displayed frames and mixed sound

2 GENERAL DESCRIPTION

The emulator is the Seattle 1.30h release source with a platform layer for the Wideboy Seattle board and a set of changes to the core. It is built into the disk build of the Wideboy Seattle firmware and is selected from the boot menu. The core's own video and sound output are muted; the host's video connector of an nVIDIA variant on the CompactFlash card is driven by the Voodoo SST-1, and the host's audio connector is driven by the CS4281.

The board has a QSO-P80000 at 192 MHz, 8 MB DRAM, 2 MB video-out and no second-level cache; a 3Dfx Banshee & Gallant GT-640 EQ7 system controller; a 3Dfx Voodoo SST-1 with one texel unit and 4 MB of texture memory; an ADSP-2115 running at 30 MHz; and a Crystal CS4281 sound codec with an ADSP-2115. The core is 2-channel, 16-frames-a-second on the processor. The work recorded here replaces the inner loops of the core by RGB565 assembler, changes the drawing path so that each pixel is written once, and moves the save-RAM and the scaling of the frame to the Voodoo.

3 FUNCTIONAL BLOCK DIAGRAM

4 SPECIFICATIONS

Port of the Seattle board SUPER-seattle_boot/sc[2,3]fc4m61.sis release disk build, Super Mario World (USA) ethernet demo, sound on, automatic frame-skip, texture for SMW, 512 x 240 unfiltered, hidden menu. Measurement over the 10 s reports of the runs of the Super Mario Bros. 3 demonstration.

Measurement	Unit	Host CPU	Host GPU	Host RAM	Host OS
Emulated frame rate	frames/s	60.0	60.0	60.0	60.0
Emulated frame time	ms	16.67	16.67	16.67	16.67
Driver frame rate	frames/s	60.0	60.0	60.0	60.0
Driver frame time	ms	16.67	16.67	16.67	16.67
Skipped frame time	ms	16.67	16.67	16.67	16.67
Skipped frame time	ms	16.67	16.67	16.67	16.67
Texture transfer start	ms	16.67	16.67	16.67	16.67
Texture transfer start	ms	16.67	16.67	16.67	16.67
Texture transfers complete	ms	16.67	16.67	16.67	16.67
Sound sample rate	ms	16.67	16.67	16.67	16.67
Frame fail to game start	ms	16.67	16.67	16.67	16.67
Disk build rate	ms	16.67	16.67	16.67	16.67

Measurement	Unit	Host CPU	Host GPU	Host RAM	Host OS
Emulated frame rate	frames/s	60.0	60.0	60.0	60.0
Emulated frame time	ms	16.67	16.67	16.67	16.67
Driver frame rate	frames/s	60.0	60.0	60.0	60.0
Driver frame time	ms	16.67	16.67	16.67	16.67
Skipped frame time	ms	16.67	16.67	16.67	16.67
Skipped frame time	ms	16.67	16.67	16.67	16.67
Texture transfer start	ms	16.67	16.67	16.67	16.67
Texture transfer start	ms	16.67	16.67	16.67	16.67
Texture transfers complete	ms	16.67	16.67	16.67	16.67
Sound sample rate	ms	16.67	16.67	16.67	16.67
Frame fail to game start	ms	16.67	16.67	16.67	16.67
Disk build rate	ms	16.67	16.67	16.67	16.67

Figure 1. Super Mario World (USA), ethernet demo, sunrise and sunset ripple over three background layers, frame of 8 bit palette indices displayed through the 768 palette, MAME 0.264 driver (WinSDL 2.0.22, Direct3D 9.0c, 1024 x 768 fullscreen). Sprite and HUD layers omitted for clarity. The ripple has no motion vectors; it is a per-scanline horizontal offset table.

5 BASIS OF THE PORT

ITEM	VALUE
Upstream project	Seattle 1.30 release source, sha256 sum ... https://www.basis.org/seattle/1.30/src/ (5.2 MB)
Upstream SHA-256	3f4f2c1e07a8b4d9e5c6f1a2b3c4d5e6f7081920a3b4c5d6e7f8091a2b3c4d5e
Author	Gary Henderson, Jeremy Koch, Seattle Team, 2001–2017 and Q4 code by the contributors named in copyright.h
License	Freeware, redistribution permitted for non-commercial purposes; see the upstream LICENSE file
Core changes	ports/sdlvoodoo.c, ports/sdlvoodoo.h (platform layer); gfx.c (inner loops); apu.c (sound); ui.c (menu); cpuexec.c (frame-skip); Makefile.win (build)
Host files	snes.cfg, roms/*.sfc, saves/*.srm, shots/*.bmp, logs/*.log, fonts/vga.fnt
Host bus	Wideboy A-21464 PCI, 33 MHz, 32-bit; Voodoo SST-1 on the A-21464's PCI bus
Palette download	Update request at _gr.f (not from the core's PPU); 256 x 2 bytes, little-endian
File system	FAT16 on the A-21464's CompactFlash card; long filenames via VFAT

6 ASSEMBLER ROUTINES

TILE	LINES	METHOD	REPLACES
clpal5.s	2,308	clip_rue	5/6/5/a.s copy of clpuniv.cpp with the opcode hardwire of pcpuniv.cpp
clpal6.s	2,308	clip_rue_conv	the APU_EMULATION build flag and the hardware-level access of the 1MB.c code
m3xx.s	75	clb_fill_lines, clb_draw_lines	word-store loops and removal of the depth and stack-color fills
m5xx.s	75	clb_fill_lines, clb_draw_lines	word-store loops and removal of the depth and stack-color fills
hires.s	1,000	clb_fill_lines, clb_draw_lines	8-bit hires.s and 16-bit hires.s, the inside loop of 4 subscripts is unrolled
hires.s	1,000	clb_fill_lines, clb_draw_lines	8-bit hires.s and 16-bit hires.s, the inside loop of 4 subscripts is unrolled
hires.s	1,000	clb_fill_lines, clb_draw_lines	8-bit hires.s and 16-bit hires.s, the inside loop of 4 subscripts is unrolled

7 PERFORMANCE BY OPTIMIZATION STEP

Board: Super Mario World ethernet demo, sound on, automatic frame-skip, 10 s reports. A rendered frame is emulation plus drawing; a skipped frame is emulation alone. Each row adds to the rows above it.

STEP	KIND	RENDERED FRAME	SKIPPED FRAME	SHOWN FRAMES/S
Interpreter, 1 core	assembler	85.4 ms	6.2 ms	10.8
BIOS/8 loop cpu65.s, SPC700 loop spc.1686, 1 s with rep unlocking	assembler	33.6 ms	6.4 ms	18.4
Tile renderer with depth words, backdrop queues, sub-screen draw into the main screen, strips, the fill-in rec.s,	assembler	19.1 ms	6.4 ms	30.2
16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer,	C and assembler	10.9 ms	5.9 ms	35.3
16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer,	assembler and hardware	7.0 ms	5.9 ms	54.7
16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer, 16-bit tile renderer,	assembler and hardware	5.9 ms	5.9 ms	54.7
Add the sprite renderer,	assembler	12.9 ms	6.0 ms	50.0

The Climb row shows a longer rendered frame because the tracker frame therefore overlaps the emulation of the next frame; the video time on the CPU falls from 2.6 ms to 0.5 ms in the same step. The assembler row was measured on the board as one step. Its parts were measured separately in MAME, whose times follow the instruction counts.

STEP, MAME, TRANSFER 1, SOUND OFF	RENDERED FRAME
C tile renderer	12.99 us
x86_t1.h/x86.ash.mk_t1.h/x86	11.00 us
draw.x86_t1.h/x86.h	10.99 us
plus deep data and sign table to the group and pixel code	10.20 us
plus the frame of palette indices, t.h/x86.s	8.54 us

8 ASCII LOOP (CLIPS.S)

ITEM	IMPLEMENTATION
Register allocation	program counter as a host pointer, cycle count, A, X, Y, the zero, negative and carry values, the base of the ptag colors and of the	the bank, the memory speed and the cycle table in the current mode key in registers across cycles
Dispatch	one 256-way jump table for each of the 16 bit and 8 width modes, 16 instructions from the end or upcode to the first of the next.
Loop exit	one comparison of the cycle count with the next event, 0 means processing and interrupts run only when 0 fall.
Memory	RAM and ROM blocks through Memory.x_Map_Index, bank 0 addresses below 0x2000 through a fixed base, I/O through the core's C functions
Flags	ZERO, CLIP, IRQ, DMA, SET, DEC, INDEX, REP and SEP in variable modes, ADC and SBC in decimal mode, bus-free writes the CPU's P
Cautions	every handler marks the memory accessed if the core's fetcher is in the same order with the same cycle additions

```
next:   ldrb    r0, [r4], #1        @ after each opcode
        cmp     r0, r5              @ cycle count below the next event?
        bge     x0_clip             @ yes: to clip check and interrupt step
        ldr     pc, [r6, r0, lsl #2] @ no: to next first pass's cycle count for the SPC700
x0_clip:
        cmp     r0, r7              @ x0_PCx4=pcx4bank+1
        addeq   r4, r4, #1          @ opcode + 4
        addeq   r0, r5, #1          @ to cache of the M/X mode
        ldrb    r0, [r4], #1
        ldr     pc, [r6, r0, lsl #2] @ the handler
        .word   clip_rue, m5        @ cycle count the opcode fetch cycles
```

MEASUREMENT, BOARD	C LOOP	CPUEX.S
Opcodes per second	6,350 / 6,350 / 6,374 us	6,350 / 6,350 / 6,374 us
Rendered frame	36,400 / 37,360 / 38.40 us	33,997 / 34,940 / 35,936 us
Rendered frame, with sprites	38.40 us	35.94 us
Shown frame/s	54.4 / 52.7 / 52.0	58.4 / 56.2 / 55.4

Cautions: 128 clock times (frame 62 to 7,000) equal to the C loop in MAME; 10 more equal on the board and equal to MAME. The game executes 6,750 BIOS/8 opcodes an emulated frame, one of them by a C handler.

9 SPC700 LOOP (SPC700.S)

Core to the SPC700 is the 65C816 cycle count written by every 65C816 opcode. cpu65.1 instead stores the cycle count of each pass in a ring the two instructions inserted in the listing above and runs the SPC700 over the recorded limits before every call of C code, before the idle-loop shutdown and at the end of the frame. Memory accesses by the SPC700 are not counted; the 65C816 is the clock for the whole machine, and the SPC700 is caught up to it.

ITEM	IMPLEMENTATION
Register allocation	program counter as a host pointer, cycle count, A, X, Y, the zero and negative values, the base of the direct page, the half-carry, the bit and the stack pointer in the host RAM
Dispatch	one 256-way jump table, with the 65C816's cycle count for the SPC700
Loop exit	one comparison of the cycle count with the next event, 0 means processing and interrupts run only when 0 fall.
Memory	RAM and ROM blocks through Memory.x_Map_Index, bank 0 addresses below 0x2000 through a fixed base, I/O through the core's C functions
Flags	ZERO, CLIP, IRQ, DMA, SET, DEC, INDEX, REP and SEP in variable modes, ADC and SBC in decimal mode, bus-free writes the CPU's P
Cautions	every handler marks the memory accessed if the core's fetcher is in the same order with the same cycle additions

```
spc_next:
        ldrb    r0, [r4], #1        @ fetch the opcode
        cmp     r0, r5              @ cycle count below the next event?
        bge     spc_clip            @ yes: to clip check and interrupt step
        ldr     pc, [r6, r0, lsl #2] @ no: to next first pass's cycle count for the SPC700
spc_clip:
        cmp     r0, r7              @ spc_PCx4=pcx4bank+1
        addeq   r4, r4, #1          @ opcode + 4
        addeq   r0, r5, #1          @ to cache of the M/X mode
        ldrb    r0, [r4], #1
        ldr     pc, [r6, r0, lsl #2] @ the handler
        .word   spc_clip, m5        @ cycle count the opcode fetch cycles
```

MEASUREMENT, BOARD	65C816 IN BACKGROUND, SPC700 WITH BIOS/8 OPCODES IN C	65C816 IN BACKGROUND, SPC700 IN ASSEMBLER
Skipped frame	5,637 / 5,698 / 5,726 us	1,650 / 5,702 / 5,394 us
Both loops, time at emulated frame	5.1 ms with both in C	4.3 ms
Shown frame/s	52.7 / 52.1 / 52.0	57.9 / 57.1 / 53.8

Cautions: 136 clock lines including the CRC-32 of the SPC700 RAM equal to the C loops in MAME; 6,048,822 SPC700 opcodes executed in 10 s, the count of the 1 functions.

10 LINE FILLS (DRAW.S)

Line fills are the last screen of the depth buffer in filled before the tiles are drawn. A store to a line that is not in the data caches makes the 65816 read that line from DRAM first. The 65C816 emulator adds 32 byte line with the Create Dirty Sources cache operation, which makes the read into and dirty without the read, and then write all of it.

```
clb_fill_lines:
        beqs    bdir, 2f
        addeq   bx0, bx0, #2        @ add direction (16-byte aligned), x0, word, x2 bytes
        addeq   bx1, bx1, #2        @ similar bx1 and address
        addeq   bx2, bx2, #2        @ create dirty for/access: the line without a DRAM read
        sub     bx0, bx0, #16
        sub     bx1, bx1, #16
        sub     bx2, bx2, #16
        mov     bx0, bx0, lsr #4
        mov     bx1, bx1, lsr #4
        mov     bx2, bx2, lsr #4
        subs    bx0, bx0, bx1
        addeq   bx0, bx0, #1
        mov     r2, r2, lsl #1      @ delay slot: the eighth word
        mov     r2, r2, lsr #1
        mov     pc, lr              @ delay slot: the eighth word
```

Measured alone on the board the fills change the rendered frame by less than the variation between runs (0.203 against 25.012 us). They are part of the drawing steps that follow; with the sub-screen drawn into the main screen, the backdrop was rebuilt to filled first and no backdrop pass reads the frame again (21,505 to 19,707 us); 61,1,5 made the same code 0.203 us faster. The instruction is tested as a line to the frame buffer as a line to avoid YCC writes. It serves this 1 reading only.

11 TILE RENDERER FOR RGB565 (TILE16.S)

A tile row is two words of the tile cache, one pixel value in each byte. The four depth bytes of a group of four pixels are compared with the depth of the layer in order from the front. The first pixel that is in front and not transparent is kept. The palette is looked up and the pixel is written as RGB565. The loop is unrolled 4 pixels. A pixel is drawn only if all four in a group of 4 values 0 or neither is drawn at that pixel. Convert777 is thanks a file that has no proof of value 0, and such a file takes a row loops without the cans load.

```
        ldr     r0, [r1], #4        @ four depth bytes, unaligned
        tst     r0, r2, lsl #1      @ 4th < (2) - 1 = 0x01010101 ?
        tstcc   r0, r2, lsl #2      @ bit 7 of each byte set? (0x80)
        and     r0, r0, #0x7f7f7f7f @ set all four per pixel, or any
        bic     r0, r0, #0x7f7f7f7f @ clear bit 7 of the palette offset
        addeq   r0, r0, r3          @ 15 = the palette of the tile
        addeq   r0, r0, r4          @ plus 7 = 2 = 1
        ldrb    r5, [r0]            @ color of pixel 0
        ldrb    r6, [r0, #1]
        orr     r5, r5, r6, lsl #8  @ pixel 1 = 2
        ldrb    r6, [r0, #2]
        ldrb    r7, [r0, #3]
        orr     r6, r6, r7, lsl #8  @ pixel 3 = 4
        strh    r5, [r8]
        strh    r6, [r8, #2]
        add     r8, r8, #4          @ pixel 5 = 6
        ldr     r0, [r1], #4        @ four depth bytes = 2D, one unaligned word
        ...
        subs    r9, r9, #1          @ delay slot: pixel 3
        bne     tile16_loop
```

The group costs 28 instructions for four pixels in the row loop of a tile without a pixel, 28 instructions and it is not unrolled 8 to 8 this set of background row is 4 bytes. The 4 bytes of the tile cache are read as words. The depth bytes of the layer and of 0 structures are read once per run. A blank tile, about half of the 4,000 tile cells of a frame, is skipped on the board, even when 20 instructions.

```
r_next:
        tst     r0, r2, lsl #1      @ end of the run
        tstcc   r0, r2, lsl #2      @ bit 7 of each byte set? (0x80)
        and     r0, r0, #0x7f7f7f7f @ set all four per pixel, or any
        bic     r0, r0, #0x7f7f7f7f @ clear bit 7 of the palette offset
        addeq   r0, r0, r3          @ 15 = the palette of the tile
        addeq   r0, r0, r4          @ plus 7 = 2 = 1
        ldrb    r5, [r0]            @ color of pixel 0
        ldrb    r6, [r0, #1]
        orr     r5, r5, r6, lsl #8  @ pixel 1 = 2
        ldrb    r6, [r0, #2]
        ldrb    r7, [r0, #3]
        orr     r6, r6, r7, lsl #8  @ pixel 3 = 4
        strh    r5, [r8]
        strh    r6, [r8, #2]
        add     r8, r8, #4          @ pixel 5 = 6
        ldr     r0, [r1], #4        @ four depth bytes = 2D, one unaligned word
        ...
        subs    r9, r9, #1          @ delay slot: pixel 3
        bne     r_next
```

The cycle counts 28 instructions for four pixels in the row loop of a tile without a pixel, 28 instructions and it is not unrolled 8 to 8 this set of background row is 4 bytes. The 4 bytes of the tile cache are read as words. The depth bytes of the layer and of 0 structures are read once per run. A blank tile, about half of the 4,000 tile cells of a frame, is skipped on the board, even when 20 instructions.

The statistics of the attract demo, average of 1,000 frames, 1,120 of them for blank tiles, 10,720 for tiles rows, 15,600 groups written while, 3,900 groups written while depth held. Depth held 1,200 times.

12 TILE RENDERER FOR PALETTE INDICES (TILE8.S)

In a frame of palette indices each pixel is one byte. The host value plus the palette base of the tile, which is the index of the color that the RGB565 renderer reads from the color table. The sum is below 256 for every tile of 2 or 4 tiles a pixel, so the four pixels of a group are formed by one addition and stored as one word. The four tiles of the frame and palette fetches of the tiling above are not repeated. A group written in part is merged under a byte mask without a branch per pixel.

```
        ldr     r0, [r1], #4        @ four depth bytes
        tst     r0, r2, lsl #1      @ 4th < (2) - 1 = 0x01010101 ?
        tstcc   r0, r2, lsl #2      @ bit 7 of each byte set? (0x80)
        and     r0, r0, #0x7f7f7f7f @ set all four per pixel, or any
        bic     r0, r0, #0x7f7f7f7f @ clear bit 7 of the palette offset
        addeq   r0, r0, r3          @ 15 = the palette of the tile
        addeq   r0, r0, r4          @ plus 7 = 2 = 1
        ldrb    r5, [r0]            @ color of pixel 0
        ldrb    r6, [r0, #1]
        orr     r5, r5, r6, lsl #8  @ pixel 1 = 2
        ldrb    r6, [r0, #2]
        ldrb    r7, [r0, #3]
        orr     r6, r6, r7, lsl #8  @ pixel 3 = 4
        strh    r5, [r8]
        strh    r6, [r8, #2]
        add     r8, r8, #4          @ pixel 5 = 6
        ldr     r0, [r1], #4        @ four depth bytes = 2D, one unaligned word
        ...
        subs    r9, r9, #1          @ delay slot: pixel 3
        bne     tile8_loop
```

The group costs 28 instructions for four pixels in the row loop of a tile without a pixel, 28 instructions and it is not unrolled 8 to 8 this set of background row is 4 bytes. The 4 bytes of the tile cache are read as words. The depth bytes of the layer and of 0 structures are read once per run. A blank tile, about half of the 4,000 tile cells of a frame, is skipped on the board, even when 20 instructions.

13 VERIFICATION

SETTING	LINE, PHRASES	CONTENT
check N	every N emulated frames	CRC-32 of each RAM, video RAM, and CGRAM, and of the SPC700 RAM, the 65C816 and SPC700 registers and cycle counters
fb=y N	every N emulated frames	CRC-32 of each displayed frame's value of every pixel of every rendered frame
ss=y N	every N screen shots	CRC-32 of the displayed mixed sound, for the next N screen shots
cpu=y N	every N emulated frames	CRC-32 of shared over the next several samples

RESULT	DEFAULT
MAME, 125 s each step in the work against the C renderer	36 fb=y lines 2,240 rendered frames) and 96 check lines equal
MAME, 10 s, displayed frame, sound, video compared	1,200 fb=y lines
MAME, 60 s, every frame changed on the 65816 or SPC700	36 fb=y and 96 check lines equal
Board, 45 s, release build, sound off, first half of the 2 renderer	2,240 fb=y lines 2,160 rendered frames) and 36 check lines equal
Board, picture and sound at the cabinet	correct (same)

14 BUILD AND INSTALLATION

Unpack disc/disc.zip onto a FAT16 CompactFlash (< 2 GB) and apply patch/snes13.patch with patch -p1.

1. Place snes.sc as image/snes.sc in the bring-up tree of repository quadrant/ at commit 6f4d7a3 or later, a tree without the SNES block lanes.
2. Run make -f Makefile.win snes from the repository root in a Visual Studio 2005 command prompt.
3. Build the disk build: make -f tools/mkdisk.mak IMAGE=snes.sc BOOTLOADER=../../boot/boot.bin FONT=../../boot/vga.fnt ROMDIR=../../roms/ SAVEDIR=../../saves/ OUT=../../image/snes.img.
4. Write the payload with the header and the CRC-32 with the Create Dirty Sources and Recovery Environment, as the remote protocol's disk write.
5. Copy game images (.sc, .sfc, .smc, .fig) to roms on the exFAT volume of the card.
6. Start the program from the boot menu. Press F1 for the in-game menu.

15 SETTINGS

Files roms/snes.cfg, one name = value line. The settings that select the optimized path.

NAME	VALUES	DEFAULT	EFFECT
cpu	asm, c	asm	65C816 loop cpu65.s, 5 or 6 the cpu.cpp
spc	asm, c	asm	SPC700 loop spc700.s, 5 or 6 the core's functions
tile	asm, c	asm	the renderers in tile.s, tile.h or tile.cpp
path	path	roms/	frames of 8 and palette indices
fb	clb, cpu	clb	the 65C816 cycle clock or the SPC700 cycle clock
frames	0 to 255	0	frames skip by a 16-bit number of frames
vf=1p	N	10	lines a skip of the renderer
vsync	on, off	on	video ready 2 to the next PCM frame, 512 x 240 when it names none
fps	0 to 60	0	percent of a frame that the emulator may be behind before a frame is skipped
timestamp	on, off	off	the date/time stamp on the screen shot of the game

The complete list is in docs/SNES_set.section 6.

16 LIMITS AND UNTESTED ITEMS

ITEM	STATE
Games other than Super Mario World (USA)	untested
Super Fx, SA-1, DSP-1, CX, S-DD1, SPC7110 mappers, RAL timing	untested
Frame of palette indices in 65,160 reads + 4 KB, 64 lines, not full screen	untested
PPU modes 2 to 7, mosaic, color math, hi-res, interlace	untested
Sprite limits with the Intimate Window Tile Interface (OTI) block entries	untested
Interlace	512 x 240 lines are the same as 512 x 480 lines; superfluous
Complete options	65,160 fits the cpu.cpp change to 12 KB and the graphics tables no longer fit the arena
Screen capture on the board	not available in the program; Figure 1 is a MAME snapshot