Temporal assertions in SystemC

Mikhail Moiseev, Intel Corporation Leonid Azarenkov, Intel Corporation Ilya Klotchkov, Intel Corporation





Current SystemC assertions and error reporting

- sc_report_handler::report with pre-defined macros
 - SC_REPORT_FATAL (const char*, const char*)
 - SC_REPORT_ERROR (const char*, const char*)
 - SC_REPORT_WARNING (const char*, const char*)
 - SC_REPORT_INFO (const char*, const char*)
 - sc_assert(bool) which is SC_REPORT_FATAL
- C++ assert(bool)





SystemVerilog assertions (SVA)

- Immediate assertions
 - assert(expr)
 - assert(expr) else ...
- Concurrent assertions
 - Run in always block
 - assert property (req |-> resp);
 - assert property (req |=> resp);
 - assert property (req |-> ##1 resp);
 - assert property (req |-> ##[1:2] resp);
 - Run in module scope with event specified
 - assert property (@(posedge clk) req |-> resp);
 - assert property (@(negedge clk) req ##[1:2] resp);
- Combining sequences: and, intersect, or, ...
- System functions: \$rose, \$fell, \$stable, \$past, ...





Temporal assertions in SystemC

- We propose to extend existing SystemC assertions with temporal properties
 - Look similar to temporal SystemVerilog assertions (SVA)
- Use the assertion
 - in SystemC simulation
 - to generate equivalent SVA in high level synthesis
- Intended for hardware design, consider SystemC synthesizable subset





Temporal assertion interface

- Temporal assertions placed in
 - Module scope
 - SCT_ASSERT (LHS, TIME, RHS, EVENT)
 - SCT_ASSERT (RHS, EVENT), short form of previous where LHS is true and time is 0
 - Thread process function scope
 - SCT_ASSERT (LHS, TIME, RHS)
 - SCT_ASSERT_LOOP (LHS, TIME, RHS, ITER)

LHS – antecedent assertion expression (pre-condition)

TIME – temporal condition is specific number of cycles or time interval in cycles

RHS – consequent assertion expression, checked to be true if pre-condition was true (post-condition)

EVENT – cycle event

ITER – loop iteration counter variable(s), comma separated in arbitrary order





Temporal assertions in module scope

- Assertions in module scope avoid to clutter design function code
 - access module fields: signals, ports, ...
 - require an event which is clock positive, negative or both edges

```
// A and B some expressions can be evaluated as bool
SCT_ASSERT(A, SCT_TIME(0), B, clk.neg());
SCT_ASSERT(A, SCT_TIME(1), B, clk.neg());
SCT_ASSERT(A, SCT_TIME(3,1), B, clk);
SCT_ASSERT(A, (2), B, clk); // SCT_TIME can be omitted
SCT_ASSERT(A, (4,0), A, clk);
SCT_ASSERT(B, clk.pos());
```





Temporal assertions in module examples

```
// A.cpp
static const unsigned T = 3;
static const unsigned N = 4;
sc clk in clk{"clk"};
sc in<bool> req{ "req"};
sc out<bool> resp{"resp"};
sc signal<sc uint<8>> val{"val"};
sc vector<sc signal<bool>> enbl{"enbl",N};
                                                  `ifndef SVA OFF
SCT ASSERT(req, (1), resp, clk.neg());
                                                  A10: assert property(@(negedge clk) req |=> resp);
SCT ASSERT(req, (1,2), val.read() == N, clk);
                                                  All: assert property(@(clk) req \mid - \rangle ##[1:2] val == 4);
SCT ASSERT(enbl[0], (3), enbl[1], clk);
                                                  A12: assert property(@(clk) enbl[0] \mid - \rangle ##3, enbl[1]);
SCT ASSERT(req || !resp, clk.pos());
                                                  A13: assert property(@(posedge clk) 1 |-> req || !resp);
                                                  `endif // SVA OFF
```





Temporal assertions in function

- Assertions in function scope can access local variables
- Assertions placed in reset section or after it before main loop
 - assertions after reset not executed during reset
- Special kind of assertions used inside of loops
 - intended for array/vector of modules, signals, ports or others

```
// A and B some expressions can be evaluated as bool
SCT_ASSERT(A, SCT_TIME(0), B);
SCT_ASSERT(A, SCT_TIME(1), B);
SCT_ASSERT(A, SCT_TIME(3,1), B);

for (int j = 0; j < M; ++j) {
    SCT_ASSERT_LOOP(A, SCT_TIME(1), B, j); // A and B expressions depends on j
}</pre>
```





Temporal assertions in function examples

```
void thread proc() {
   // Reset section
   // Assertions in reset section
   SCT ASSERT(req, SCT TIME(1), ready);
  wait();
   // Assertions after reset section
   SCT ASSERT (req, (2,3), resp);
   // Main loop
   while (true) {
      // No assertion in main loop
      wait();
} }
```

```
always ff @ (posedge clk or negedge nrst) begin
   if (~nrst) begin
   end else begin
   `ifndef SVA OFF
     // Assertions after reset section
     sctAssertLine33:
       assert property (req |-> ##[2:3] resp);
   `endif // SVA OFF
   end
`ifndef SVA OFF
   // Assertions from reset section
   sctAssertLine30:
     assert property (req |=> ready);
`endif // SVA OFF
end
```





Temporal assertions in loop examples

```
static const unsigned N = 4;
static const unsigned M = 3;
sc vector<sc signal<bool>> e{"e", N};
sc vector<sc vector<sc signal<bool>>>
a{"a", N}; // N \times M
void thread proc() {
  for (int i = 0; i < N; ++i) {</pre>
   SCT ASSERT LOOP(e[i], (1), !e[i], i);
   for (int \dot{j} = 0; \dot{j} < M; ++\dot{j}) {
     SCT ASSERT LOOP(a[i][j], (2),
                       a[i][M-j-1], i, j);
  } }
  wait();
```

```
always ff @ (posedge clk or negedge nrst) begin
`ifndef SVA OFF
    for (integer i = 0; i < 4; ++i) begin
     sctAssertLine70:
        assert property (e[i] |=> !e[i]);
    end
    for (integer i = 0; i < 4; ++i) begin
    for (integer j = 0; j < 3; ++j) begin
      sctAssertLine72:
         assert property (a[i][j] |-> ##2
                          a[i][3-j-1]);
        end
    end
`endif // SVA OFF
end
```





Temporal assertions in an industrial module

```
// Check no read burst interleaving by write request
SCT ASSERT(this->core req && !this->core req oper && burst ractive && !this->burst rlast,
           SCT TIME(1), !this->core req || !this->core req oper,
           this->core clk.pos());
// Port ready cannot be de-asserted w/o request
SCT ASSERT (resetn && this->core req && (!arvalid || !this->clocks match) && arready,
           SCT TIME(1), !resetn || arready, this->core_clk.pos());
// Port valid cannot be de-asserted w/o response taken
SCT ASSERT (resetn && this->core req && (!rready || !this->clocks match) && rvalid,
           SCT TIME(1), !resetn || rvalid, this->core clk.pos());
// Port valid cannot be de-asserted w/o request
SCT ASSERT (resetn && this->core req && (!arready || !this->clocks match) && arvalid,
           SCT TIME(1), !resetn || arvalid, this->core clk.pos());
```





Implementation details

- The assertions implemented with SCT_ASSERT and SCT_ASSERT _LOOP macros
- In SystemC simulation
 - Dynamic allocation of a sct_property_expr class which captures LHS and RHS as lambdas. This
 class operator() evaluates lambdas and stores pre- and post-condition traces in specified time
 interval, checks post-condition if pre-condition was true and reports error in case of violation
 - Create spawned method process sensitive to EVENT or current thread process event, which runs sct_property_expr()
 - Registration of the sct_property_expr instance in a static map with hash calculated for assertion string, process name and loop iteration(s). That ensures one sct_property_expr instance for an assertion in each module instance and loop iteration
- Implemented in C++11





Translation to SVA in HLS mode

- Translation to SVA if ___HLS___ is defined
 - Provide code in form easy to parse by an HLS tool
- SCT_ASSERT in function replaced with sct_assert_in_proc_func() function call
- SCT_ASSERT in module scope replaced with sct_property_mod type variable declaration
 - The variable name constructed with line number where SCT_ASSERT placed





Evaluation results: industrial designs

Design	Number of processes	Assertion number	SystemC simulation time increase	Verilog simulation time increase
Α	71	19	11%	15%
В	68	21	16%	15%
С	101	22	5%	5%
D	109	41	14%	11%
E	212	38	4%	6%





Conclusion

- We demonstrate possibility to implement a subset of SVA in C++11 and will submit a proposal to SystemC language workgroup
- Proposed temporal assertions are not final solution, but a step toward that
- Assertion implementation available at
 - https://github.com/intel/systemc-compiler in components/common
- SystemC-to-SystemVerilog and temporal assertions-to-SVA translation done with Intel® Compiler for SystemC*
 - https://github.com/intel/systemc-compiler





Questions



