


1

2

3


4

A



B

C



C

D

Title		
Size	Number	Revision
A4		
Date:	05/09/2017	Sheet of
File:	C:\Users\...\power_board.SchDoc	Drawn By:


D


1


2

3

4







Text

Comment	Description	Designator	Footprint	LibRef	Quantity
Capacitor		C1, C2, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16	0805	Capacitor	12
Capacitor		C3, C4, C5, C6	150 CRZ	Capacitor	4
US1M-E3		D1, D2, D3, D4	DO-214AC	US1M-E3	4
	Header, 3-Pin, Dual row	P1	HDR2X3	Header 3X2	1
	Header, 6-Pin	P2	HDR1X6	Header 6	1
	Header, 4-Pin, Dual row	P3	HDR2X4	Header 4X2	1
Header 4	Header, 4-Pin	P4	HDR1X4	Header 4	1
Header 4X2	Header, 4-Pin, Dual row	P5	HDR2X4	Header 4X2	1
FX2 Relay		Q1	G6BK	FX2 Relay	1
AD8468WBKSZ-R7		Q2, Q5	SC70	AD8468WBKSZ-R7	2
LEV100A4ANG		Q3	HDR1X2	LEV100A4ANG	1
Resistor		R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23	0805	Resistor	23
IPP045N10N3		S1, S2, S3, S4	TO-220 Flat	IPP045N10N3	4
FDV303N		S5, S6, S8	SOT-23B	FDV303N	3
1101M2S3CQE2		S7	1101M2S3CQE2_FP	1101M2S3CQE2	1
74LVC2G17	74LVC2G17 Dual non-inverting Schmitt-trigger with 5v tolerant input	U1	SOT-363	74LVC2G17	1
SN74LVC2G04	SN74LVC2G04 Dual inverter gate	U2	SOT-363	SN74LVC2G04	1
HIP4081A		U3	SOIC-20 WB	HIP4081A	1
SN74F21D	Dual 4-Input AND Gate	U4	SOIC-14	SN74F21D	1