

CMOS090 SPICE MODELS DOCUMENTATION

CIDEAL/CPLATE MODEL CARD

MODELING TEAM

CONTENTS

- ☐ Figures Index p.3
- □ Overview p.4
- □ Device Instantiation parameters p.6
- ☐ Pcell & Layout p.7
- ☐ Equivalent Circuit Schematics p.9
- ☐ Modeled effects
 - O Geometry Scaling p.11
 - O Mismatch Model p.13
- □ Post Layout Simulation p.15
- ☐ Corners Construction p.16
- ☐ Model Parameter List p.17



GT Confidential CIDEAL Model Modeling Team 2/17

FIGURES INDEX

- □ Side view of cplate Pcell p.5
- □ Top view of the cplate Pcell (Layout) p.6
- ☐ Circuit diagram of cplate device p.7
- ☐ Capacitance value versus Area p.10
- □ Specific capacitance versus Area p.11
- Number of capacitors out of 5000 versus capacitance value p.13



ST Confidential CIDEAL Model Modeling Team 3/17

OVERVIEW

The Cplate device model is a physical model. The results of Quickcap¹ simulations (or measurements) are used to calculate specific and fringe capacitance. The capacitance value is calculated using the expression:

$$C = ca \times Area + cf0 \times Perimeter$$
 (1

where

ca: specific capacitance (F/m2)

cf0: perimeter (fringe) capacitance coefficient (F/m)

□ Pins

Cplate capacitor is a 2 or 3 pins device: first and second terminal for main capacitance and one pin for substrate.

This elementary parallel metal plate capacitor consists of two plates (with an overlap: Area of top plate < Area of bottom plate) in two consecutive metal layer, which, from the layout point of view, must obey several marker layer design rules.

This elementary device thus represents a vertical capacitor, between two plates in two consecutive metal layers:

- front end simulation model is provided
- post layout simulation must accurately process such devices inside their actual context.

□ Model nomenclature

Cplate 3 pin capacitor model names are: cm1m2, cm2m3, cm3m4, cm4m5, cm5m6, cm6m7, cm7m8 and cm8m9.

Cplate 2 pin capacitor model names are: cm1m2i, cm2m3i, cm3m4i, cm4m5i, cm5m6i, cm6m7i, cm7m8i and cm8m9i

The name includes the right configuration of metals used to perform the capacitor.

ST Confidential CIDEAL Model Modeling Team 4/17

^{1.} QuickCap is a parasitic capacitance extraction tool. It is used in applications that demand high 3D-extraction accuracy, such as process analysis, library cell characterization, parameter extraction and modeling, correlation studies, critical block design, and critical net analysis. QuickCap provides the high accuracy parasitic data required for accurate delay and signal integrity analysis, verification, and post-layout simulation.

NOTE: It is important that the name contains information on the metal type. Capacitance value depends on it.

cmamb	plate capacitor between metal a and metal b



DEVICE INSTANTIATION PARAMETERS

■ Model CALL for the elementary 3 pin plate capacitor:

Xname Plus_Pin Minus_Pin Substrate_Pin ModelName carea=capacitor_area cperi=capacitor_perimeter mismatch=mismatch_flag mult=MULT_value lpe=LPE_Value tometer=microns_to_meter c=capacitance_value¹

Plus_Pin	is the first capacitor terminal	
Minus_Pin	is the second capacitor terminal	
Substrate_Pin	the node connected to the substrate	
ModelName	cm1m2, cm2m3 (string)	
carea	is the desired area of the capacitor (float)	
cperi	is the desired perimeter of the capacitor (float)	
mismatch	flag: to activate the mismatch effect for the device (0=disable, 1=enable)	
mult	is the multiplication factor (parallel devices)	
lpe	flag: is a user option to take into account the post-layout extraction mode (0,1, 2 or 3)	
tometer	parameter used to transform distances in microns to meters unit (1 or 10e-6)	
С	capacitance value (not used in the model)	

^{1.} The value specified here is not used in the model.



DEVICE INSTANTIATION PARAMETERS

☐ Model CALL for the elementary 2 pin plate capacitor:

Xname Plus_Pin Minus_Pin ModelName carea=capacitor_area cperi=capacitor_perimeter mismatch=mismatch_flag mult=MULT_value |pe=LPE_Value tometer=microns_to_meter c=capacitance_value¹

Plus_Pin	is the first capacitor terminal	
Minus_Pin	is the second capacitor terminal	
ModelName	cm1m2, cm2m3 (string)	
carea	is the desired area of the capacitor (float)	
cperi	is the desired perimeter of the capacitor (float)	
mismatch	flag: to activate the mismatch effect for the device (0=disable, 1=enable)	
mult	is the multiplication factor (parallel devices)	
lpe	flag: is a user option to take into account the post-layout extraction mode (0,1, 2 or 3)	
tometer	parameter used to transform distances in microns to meters unit (1 or 10e-6)	
С	capacitance value (not used in the model)	



^{1.} The value specified here is not used in the model.

PCELL & LAYOUT

Nine metal levels are used to build the core of cplate capacitor. That's why the Cplate family is composed of eight different models depending on used metals.




Figure 1 - Side view of cplate Pcell (A-A': next figure)

The main capacitance (1) is between the two terminals (Plus and Minus).




Figure 2 - Top view of the cplate Pcell (Layout)



ST Confidential CIDEAL Model Modeling Team 8/17

EQUIVALENT CIRCUIT SCHEMATICS

Cplate capacitor model calculates the main capacitance which is accounted between the Plus/Minus terminals. For the 3 pin capacitor model, parasitic capacitance between minus terminal and substrate is evaluated (Figure 1):




Figure 3 - Circuit diagram of cplate device

• c : the intrinsic (main) capacitor between the Plus/Minus terminals.



ST Confidential CIDEAL Model Modeling Team 9/17

Modeled effects



ST Confidential CIDEAL Model Modeling Team 10/17

GEOMETRY SCALING

The capacitance value of the device is calculated using the expression:

$$C = ca \times Area + cf0 \times Perimeter$$
 (1)

where

ca: specific capacitance (F/m2)

cf0: perimeter (fringe) capacitance coefficient (F/m)




Figure 4 - Capacitance value versus Area (square cplate capacitor)

T Confidential CIDEAL Model Modeling Team 11/17

Variation of specific capacitance is shown in figure below:




Figure 5 - Specific capacitance versus Area (square cplate capacitor)



MISMATCH MODEL

A normal distribution is used to estimate the expected main capacitance value:

$$capaci tan ce = c0 \times (1 + \varepsilon)$$

where

- c0 : is the mean capacitance value given by the equation (1)
- ε : is a normal distribution with a standard deviation given by:

$$\sigma = \frac{c_A}{\sqrt{2 \times c0}}$$

where

c_A: is the mismatch coefficient given by measurement values.

When c_A parameter is not specified no distribution is used and capacitance value is equal to c0.

The normal distribution is provided using the Eldo function: gauss

$$\varepsilon = 0$$
 $dev/gauss = 'fudge \times c_A/(\sqrt{2 \times c0})'$

where

fudge is a security parameter. It is used to be sure that the capacitance range covers measurements.



ST Confidential CIDEAL Model Modeling Team 13/17




Figure 6 - Number of capacitors out of 1000 versus capacitance value

Example above is done for one cm1m2 cplate capacitor (W = $10\mu m$; L = $10\mu m$) simulation gives roughly: 10.925fF as capacitance value.

Realative¹ Standard Deviation specified: 1.603m

Realative Standard Deviation simulated (1000 random selection using a Monte Carlo Analysis): 1.602m

Confidential CIDEAL Model Modeling Team 14/17

^{1.} Standard deviation = Relative Standard deviation * Capacitance value.

POST LAYOUT SIMULATION

Each model (cm1mx, cmxmx, cmxmz and cmzmz) is managed by the LPE flag option, which permits to select the Capacitor access modeling mode. See the following table depicting the proposed options :

LPE	Body	Access_R ^a	Access_C	Extraction_mode
0	yes	yes	yes	
1	yes	yes	no	С
2	yes	no	yes	R
3	yes	no	no	RC

a. at the moment no parasitic resistors are implemented.

The Front-End Models (F-E):

name, a simple model which contains intrinsic capacitance (between the Plus and Minus terminals)

The Back-End Models (B-E):

The **name** B-E model is identical to the **name** F-E model concerning the main capacitance.



ST Confidential CIDEAL Model Modeling Team 15/17

CORNERS CONSTRUCTION

☐ Simulation parameters

Model coefficients ca, cf0, cap and cf0p are extracted using Quickcap simulations and the expressions below:

 $C_TYP = ca_TYP \times Area + cf0_TYP \times Perimeter$

 $C_MAX = ca_MAX \times Area + cf0_MAX \times Perimeter$

 $C_MIN = ca_MIN \times Area + cf0_MIN \times Perimeter$




Figure 7 - Example of capacitance corners simulation (MAX and MIN)



MODEL PARAMETER LIST

areamin	(m2) Minimal area of the capacitor	
careamax	(m2) Maximal area of the capacitor	
careadef	(m2) Area by default of the capacitor	
cperimin	(m) Minimal perimeter of the capacitor	
perimax	(m) Maximal perimeter of the capacitor	
cperidef	(m) Perimeter by default of the capacitor	
wmin	(m) Minimal Width = sqrt(careamin)	
wmax	(m) Maximal Width	
wdef	(m) Width by default	
lmin	(m) Minimal Length = sqrt(careamin)	
lmax	(m) Maximal Length	
Idef	(m) Length by default	
c_A	(sqrt(F)) for capacitor mismatch effect	
fudge	() security margin to cover measurements	
ca ^a	(F/m2) specific capacitance	
cf0	(F/m) fringe capacitance	
сар	(F/m2) specific capacitance between minus pin and substrate (3 pin model)	
cfop	(F/m) fringe capacitance between minus pin and substrate (3 pin model)	

a. In blue: parameters with specified MIN and MAX corners (see paragraph before)

