EE247 Lecture 16


- DAC Converters (continued)
 - DAC design considerations
 - Self calibration techniques
 - · Current copiers
 - · Dynamic element matching
 - DAC reconstruction filter

ADC Converters

- Sampling
 - · Sampling switch considerations
 - Thermal noise due to switch resistance
 - Sampling switch bandwidth limitations
 - -Switch induced distortion
 - · Sampling switch conductance dependence on input voltage
 - · Clock voltage boosters

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs



Current-Switched DACs in CMOS

Assumptions:

RxI small compared to transistor gate-overdrive

To simplify analysis: Initially, all device currents assumed to be equal to I

$$V_{GS_{M2}} = V_{GS_{MI}} - 4RI$$


$$V_{GS_{M3}} = V_{GS_{MI}} - 7RI$$

$$V_{GS_{M4}} = V_{GS_{MI}} - 9RI$$

$$V_{GS_{M5}} = V_{GS_{MI}} - 10RI$$

$$I_2 = k \left(V_{GS_{M2}} - V_{th} \right)^2$$

$$I_2 = I_I \left(1 - \frac{4RI}{V_{GS_{MI}} - V_{th}} \right)^2$$



Example: 5 unit element current sources

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 3


Current-Switched DACs in CMOS


$$\begin{split} I_{2} &= k \left(V_{GS_{M2}} - V_{th} \right)^{2} = I_{I} \left(I - \frac{4RI}{V_{GS_{MI}} - V_{th}} \right)^{2} \\ g_{m_{MI}} &= \frac{2I_{I}}{V_{GS_{MI}} - V_{th}} \\ &\to I_{2} = I_{I} \left(I - \frac{4Rg_{m_{MI}}}{2} \right)^{2} \approx I_{I} \left(I - 4Rg_{m_{MI}} \right) \\ &\to I_{3} = I_{I} \left(I - \frac{7Rg_{m_{MI}}}{2} \right)^{2} \approx I_{I} \left(I - 7Rg_{m_{MI}} \right) \\ &\to I_{4} = I_{I} \left(I - \frac{9Rg_{m_{MI}}}{2} \right)^{2} \approx I_{I} \left(I - 9Rg_{m_{MI}} \right) \end{split}$$
 Example: 5 unit element current sources

 \rightarrow Desirable to have g_m small


EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs





Current-Switched DACs in CMOS Example: DNL of 7 unit element DAC




Example: 7 unit element current source DAC- assume $g_{\it m}R$ =1/100

- If switching of current sources arranged sequentially (1-2-3-4-5-6-7) $\rightarrow DNL_{max} = + 0.15LSB$
- If switching of current sources symmetrical (4-3-5-2-6-1-7)

→
$$DNL_{max} = +0.15LSB$$
 → DNL_{max} unchanged

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs



IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 3, MARCH 2001

315

A 10-bit 1-GSample/s Nyquist Current-Steering CMOS D/A Converter

Anne Van den Bosch, Student Member, IEEE, Marc A. F. Borremans, Student Member, IEEE, Michel S. J. Steyaert, Senior Member, IEEE. and Willv Sansen. Fellow. IEEE

- Current source layout
 - MSB current sources layout in the mid sections of the four quad
 - LSB current sources mostly in the periphery
 - Two rows of dummy current sources added @ the periphery to create identical environment for devices in the center versus the ones on the outer sections

100 1	to	BO				BO	80		Г		80	Mo
		П	16	14		П			14	16		
		8	4	2	6			6	2	4	8	
		5	1	3	7			7	3	1	5	
			13	15		П	П		15	13		
B3 8	32					81	B1					84
E	12					B1	81					84
			13	15					15	13		
		5	1	3	7			7	3	1	5	- 10
		8	4	2	6			6	2	4	8	- 88
			16	14					14	16		- 10
	to	80				80	B0				80	Mo
						1000				888		100

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

215

A 10-bit 1-GSample/s Nyquist Current-Steering CMOS D/A Converter

Anne Van den Bosch, Student Member, IEEE, Marc A. F. Borremans, Student Member, IEEE, Michel S. J. Steyaert, Senior Member, IEEE, and Willy Sansen, Fellow, IEEE

LATCH CURRENT CELL VDD clock inp Mose Mose

- Note that each current cell has its clocked latch and clock signal laid out to be close to its switch to ensure simultaneous switching of current sources
- Special attention paid to the final latch to have the cross point of the complementary switch control signal such that the two switches are not both turned off during transition

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs


© 2008 H.K. Page 11

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 3, MARCH 2001

31

A 10-bit 1-GSample/s Nyquist Current-Steering CMOS D/A Converter

Anne Van den Bosch, Student Member, IEEE, Marc A. F. Borremans, Student Member, IEEE, Michel S. J. Steyaert, Senior Member, IEEE, and Willy Sansen, Fellow, IEEE



 $I_{Full\text{-}Scale}[mA]$

• Measured DNL/INL with current associated with the current cells as variable

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs





Fig. 2. Calibration principle. (a) Calibration. (b) Operation.

(b)

(a)

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs




Current Divider Inaccuracy due to Device Mismatch

M1 & M2 mismatch results in the two output currents not being exactly equal:

of being exactly equal:
$$I_d = \frac{I_{dI} + I_{d2}}{2}$$

Ideal Current Divider



Real Current Divider M1& M2 mismatched

$$\frac{dI_d}{I_d} = \frac{2}{V_{GS} - V_{th}} \times \left[\left(\frac{d\frac{W_L}{W_L}}{W_L'} \right) + dV_{th} \right]$$

→ Problem: Device mismatch could severely limit DAC accuracy → Use of dynamic element matching (next few pages)

EECS 247- Lecture 16

 $\frac{dI_d}{I_d} = \frac{I_{d1} - I_{d2}}{I_d}$

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 15

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-11, NO. 6, DECEMBER 1976

795

Dynamic Element Matching for High-Accuracy Monolithic D/A Converters

RUDY J. VAN DE PLASSCHE




Fig. 2. (a) New current divider schematic diagram. (b) Time dependence of various currents in the new divider.

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

Dynamic Element Matching



$$I_{I}^{(1)} = \frac{1}{2}I_{O}(1 + \Delta_{I})$$


$$I_{2}^{(1)} = \frac{1}{2}I_{O}(1 - \Delta_{I})$$

$$I_{I}^{(1)} = \frac{1}{2}I_{o}(1+\Delta_{I}) \qquad I_{I}^{(2)} = \frac{1}{2}I_{o}(1-\Delta_{I})$$

$$I_{2}^{(1)} = \frac{1}{2}I_{o}(1-\Delta_{I}) \qquad I_{2}^{(2)} = \frac{1}{2}I_{o}(1+\Delta_{I})$$

Average of I_2 :

$$\begin{split} \left\langle I_2 \right\rangle &= \frac{I_2^{(1)} + I_2^{(2)}}{2} \\ &= \frac{I_o \left(I - \Delta_I \right) + \left(I + \Delta_I \right)}{2} \\ &\approx \frac{I_o}{2} \end{split}$$





EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 17

For optimum current division accuracy → clock frequency is divided by two for each finer division Problem: Frequency of operation drastically reduced





$$\begin{split} & I \stackrel{N}{=} I_{re}(\stackrel{1}{!} + \Delta_1, \frac{\Delta t}{t}) \\ & I_{/2} = \frac{I_{re}^{ref}}{2} \left[\stackrel{1}{!} + \Delta_1 \cdot \Delta_2 + (\Delta_1 + \Delta_2) \cdot \frac{\Delta t}{t} \right] \\ & I_{/4} = \frac{I_{ref}^{ref}}{4} \left[\stackrel{1}{!} - \Delta_1 \cdot \Delta_2 + \Delta_1 \cdot \Delta_3 - \Delta_2 \Delta_3 + (\Delta_1 - \Delta_2 + \Delta_3) \cdot \frac{\Delta t}{t} \right] \end{split}$$

(a) Binary weighted current network with equal switching frequency. (b) Error analysis results.

Fig. 4. (a) Binary weighted current network using different switching frequencies. (b) Time dependence of currents flowing in the first and second divider stage.

Note: What if the same clock frequency is used?

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

Dynamic Element Matching



During Φ_2

$$\begin{split} I_1^{(1)} &= \tfrac{1}{2} \, I_o \big(1 + \Delta_1 \big) \\ I_2^{(1)} &= \tfrac{1}{2} \, I_o \big(1 - \Delta_1 \big) \end{split}$$


$$\begin{split} I_1^{(2)} &= \tfrac{1}{2} \, I_o \big(1 - \Delta_1 \big) \\ I_2^{(2)} &= \tfrac{1}{2} \, I_o \big(1 + \Delta_1 \big) \end{split}$$

$$\begin{split} I_3^{(1)} &= \frac{1}{2} I_1^{(1)} \big(1 + \Delta_2 \big) \\ &= \frac{1}{4} I_o \big(1 + \Delta_1 \big) \big(1 + \Delta_2 \big) \end{split}$$

$$\begin{split} I_3^{(2)} &= \frac{1}{2} I_1^{(2)} \big(1 - \Delta_2 \big) \\ &= \frac{1}{4} I_o \big(1 - \Delta_1 \big) \big(1 - \Delta_2 \big) \end{split}$$

$$\begin{split} \left\langle I_{3} \right\rangle &= \frac{I_{3}^{(1)} + I_{3}^{(2)}}{2} \\ &= \frac{I_{o}}{4} \frac{(1 + \Delta_{1})(1 + \Delta_{2}) + (1 - \Delta_{1})(1 - \Delta_{2})}{2} \\ &= \frac{I_{o}}{4} (1 + \Delta_{1}\Delta_{2}) \end{split}$$

E.g. $\Delta_1 = \Delta_2 = 1\%$ \rightarrow matching error is $(1\%)^2 = 0.01\%$



EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 19

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-11, NO. 6, DECEMBER 1976

795

Dynamic Element Matching for High-Accuracy Monolithic D/A Converters

RUDY J. VAN DE PLASSCHE

- Bipolar 12-bit DAC using dynamic element matching built in 1976
- Element matching clock frequency 100kHz
- INL <0.25LSB!

12-BIT D/A TEST CHIP

D/A NETW	ORK DATA		
Resolution:	12 bit		
Accuracy:	≤1/4 L.S.B. or 5.10 ⁵ (linearity)		
Output current:	2mA		
Temp. Coeff. of output current:	5 ppm/℃		
Voltage Coeff, of output current :	1 ppm/V		
Chip size:	2.5 x 2.5 mm		
Maxiclock frequitor dynamic matching:	100 kHz		
Power supply:	-15V		

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

ISSCC 2004 / SESSION 20 / DIGITAL-TO-ANALOG CONVERTERS / 20.1

20.1 A 3V CMOS 400mW 14b 1.4GS/s DAC for Multi-Carrier Applications

Bernd Schafferer and Richard Adams

Example: Stateof-the-Art current steering DAC

Segmented: 6bit unit-element 8bit binary

Max Sample Frequency	1.4	GSPS
Resolution	14	Bit
DNL	+/- 0.8	LSB
INL	+/- 2.1	LSB
SFDR @ 1.0 GSPS	> 60	dB
IMD @ 1.0 GSPS	> 64	dBc
NSD @ fout = 400MHz	-155	dBm/Hz
Power (Core) @1.4GSPS	200	mW
Power(Total) @ 1.4GSPS	400	mW
Area (Core)	0.8	mm ²
Area (Chip)	6.25	mm ²

EECS 247- Lecture 16


DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 21

ISSCC 2004 / SESSION 20 / DIGITAL-TO-ANALOG CONVERTERS / 20.1


20.1 A 3V CMOS 400mW 14b 1.4GS/s DAC for Multi-Carrier Applications


Layout Tree Structures




EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs





Reconstruction Filter Options




- · Reconstruction filter options:
 - Continuous-time filter only
 - CT + SC filter
- SC filter possible only in combination with oversampling (signal bandwidth B << $f_{\rm s}/2)$
- · Digital filter
 - Band limits the input signal → prevent aliasing
 - Could also provide high-frequency pre-emphasis to compensate inband sinx/x amplitude droop associated with the inherent DAC S/H function

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 25

DAC Reconstruction Filter Example: Voice-Band CODEC Receive Path



Note:
$$f_{sig}^{max} = 3.4kHz$$

 $f_s^{DAC} = 8kHz$
 $\Rightarrow sin(\pi f_{sig}^{max} x T_s)/(\pi f_{sig}^{max} x T_s)$
= -2.75 dB droop due to DAC sinx/x shape

Ref: D. Senderowicz et. al, "A Family of Differential NMOS Analog Circuits for PCM Codec Filter Chip," *IEEE Journal of Solid-State Circuits*, Vol.-SC-17, No. 6, pp.1014-1023, Dec. 1982.

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

Summary D/A Converter

- D/A architecture
 - Unit element complexity proportional to 2^B- excellent DNL
 - Binary weighted- complexity proportional to B- poor DNL
 - Segmented- unit element MSB(B₁)+ binary weighted LSB(B₂)
 - \rightarrow Complexity proportional ((2^{B1}-1) + B₂) -DNL compromise between the two
- · Static performance
 - Component matching
- Dynamic performance
 - Time constants, Glitches
- DAC improvement techniques
 - Symmetrical switching rather than sequential switching
 - Current source self calibration
 - Dynamic element matching
- Depending on the application, reconstruction filter may be needed

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 27

What Next? Analog Input ADC Converters: Anti-Aliasing Analog Preprocessing Filter Sampling A/D Need to build Conversion +Quantization circuits that 000 "sample" **DSP** ...001... 110 D/A "Bits to - Need to build Conversion Staircase" circuits for amplitude Analog Reconstruction ost processing Filter quantization **Analog Output** EECS 247- Lecture 16 DAC Design (continued)- Introduction to ADCs © 2008 H.K. Page 28

Analog-to-Digital Converters

- Two categories:
 - − Nyquist rate ADCs → $f_{sig}^{max} \sim 0.5x f_{sampling}$
 - Maximum achievable signal bandwidth higher compared to oversampled type
 - · Resolution limited to max. 12-14bits
 - Oversampled ADCs → f_{sig}^{max} << 0.5 $xf_{sampling}$
 - Maximum achievable signal bandwidth significantly lower compared to nyquist
 - Maximum achievable resolution high (18 to 20bits!)

EECS 247- Lecture 16


DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 29

MOS Sampling Circuits

Ideal Sampling

- In an ideal world, zero resistance sampling switches would close for the briefest instant to sample a continuous voltage v_{IN} onto the capacitor C
 - →Output Dirac-like pulses with amplitude equal to V_{IN} at the time of sampling
- $v_{IN} \xrightarrow{\phi_1} v_{OUT}$




• In practice not realizable!

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 31


Ideal Track & Hold Sampling




- V_{out} tracks input for ½ clock cycle when switch is closed
- Acquires exact value of V_{in} at the instant the switch opens
- "Track and Hold" (T/H) (often called Sample & Hold!)

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs



Practical Sampling Issues




- · Switch induced noise due to M1 finite channel resistance
- · Clock jitter
- Finite R_{sw} \rightarrow limited bandwidth \rightarrow finite acquisition time
- $R_{sw} = f(V_{in}) \rightarrow \text{distortion}$
- Switch charge injection & clock feedthrough

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

Sampling Circuit kT/C Noise



- · Switch resistance & sampling capacitor form a low-pass filter
- Noise associated with the switch resistance results in → Total noise variance= kT/C @ the output (see noise analysis in Lecture 1)
- In high resolution ADCs kT/C noise at times dominates overall minimum signal handling capability (power dissipation considerations).

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 35

Sampling Network kT/C Noise

For ADCs sampling capacitor size is usually chosen based on having thermal noise smaller or equal or at times larger compared to quantization noise:

Assumption: → Nyquist rate ADC

For a Nyquist rate ADC: Total quantization noise power $\approx \frac{\Delta^2}{12}$

Choose C such that thermal noise level is less (or equal) than Q noise

$$\frac{k_B T}{C} \le \frac{\Delta^2}{12}$$

$$\rightarrow C \ge 12k_B T \left(\frac{2^B - 1}{V_{FS}}\right)^2$$

$$\rightarrow C \ge 12k_BT \times \frac{2^{2B}}{V_{FS}^2}$$

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

Sampling Network kT/C Noise

$$C \ge 12k_B T \frac{2^{2B}}{V_{FS}^2}$$

Required C_{\min} as a Function of ADC Resolution					
В	$C_{min} (V_{FS} = 1V)$	$C_{min} (V_{FS} = 0.5V)$			
8	0.003 pF	0.012 pF			
12	0.8 pF	2.4 pF			
14	13 pF	52 pF			
16	206 pF	824 pF			
20	52,800 pF	211,200 pF			

The large area required for C \Rightarrow limit highest achievable resolution for Nyquist rate ADCs

Oversampling results in reduction of required value for C (will be covered in oversampled converter lectures)

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 37

Clock Jitter


- So far: clock signal controls sampling instants which we assumed to be precisely equi-distant in time (period T)
- Real clock generator → some level of variability
- Variability in T causes errors
 - "Aperture Uncertainty" or "Aperture Jitter"
- What is the effect of clock jitter on ADC performance?

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

Clock Jitter

- Sampling jitter adds an error voltage proportional to the product of (t_J-t₀) and the derivative of the input signal at the sampling instant
- Does jitter matter when sampling dc signals (x' (t₀)=0)?



EECS 247- Lecture 16


DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 39

Clock Jitter

• The error voltage is

$$e = x'(t_0)(t_J - t_0)$$



EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

Effect of Clock Jitter on Sampling of a Sinusoidal Signal

Sinusoidal input

 $\begin{array}{ll} Amplitude: & A \\ Frequency: & f_x \\ Jitter: & di \end{array}$

 $x(t) = A \sin(2\pi f_x t)$

$$x'(t) = 2\pi f_x A \cos(2\pi f_x t)$$

$$|x'(t)|_{max} \le 2\pi f_x A$$

Requirement:

$$|e(t)| \le |x'(t)|_{max} dt$$

 $|e(t)| \le 2\pi f_x A dt$

Worst case

 $A = \frac{A_{FS}}{2} \qquad f_x = \frac{f_s}{2}$

$$|e(t)| << \frac{\Delta}{2} \cong \frac{A_{FS}}{2^{B+I}}$$

$$dt << \frac{1}{2^B \pi f_s}$$

# of Bits	f_s	dt <<
12	1 MHz	78 ps
16	20 MHz	0.24 ps
10	1000 MHz	0.3 ps

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 41

Law of Jitter

- The worst case looks pretty stringent ... what about the "average"?
- Let's calculate the mean squared jitter error (variance)
- If we're sampling a sinusoidal signal

$$x(t) = A\sin(2\pi f_x t),$$

then

- $x'(t) = 2\pi f_A \cos(2\pi f_t)$
- $E{[x'(t)]^2} = 2\pi^2 f_x^2 A^2$
- Assume the jitter has variance $E\{(t_J-t_0)^2\} = \tau^2$

Law of Jitter

- If x'(t) and the jitter are independent
 E{[x'(t)(t_J-t₀)]²} = E{[x'(t)]²} E{(t_J-t₀)²}
- Hence, the jitter error power is $\mathbf{E}\{\mathbf{e}^2\} = 2\pi^2 \mathbf{f_x}^2 \mathbf{A}^2 \tau^2$
- If the jitter is uncorrelated from sample to sample, this "jitter noise" is white

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 43

Law of Jitter

SNR DUE TO APERTURE AND SAMPLING CLOCK JITTER

FULLSCALE SINEWAVE INPUT FREQUENCY (MHz

$$DR_{\rm jitter} = \frac{A^2/2}{2\pi^2 f_x^2 A^2 \tau^2}$$

$$= \frac{1}{2\pi^2 f_x^2 \tau^2}$$

$$= -20 \log_{10} (2\pi f_x \tau)$$

$$= \frac{A^2/2}{2\pi^2 f_x^2 A^2 \tau^2}$$

$$= -20 \log_{10} (2\pi f_x \tau)$$

$$= \log_{10} (2\pi f_x \tau)$$

EECS 247- Lecture 16


DAC Design (continued)- Introduction to ADCs

► ANALOG DEVICES

© 2008 H.K. Page 44

4.29

Example: ADC Spectral Tests



Ref: W. Yang et al., "A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input," *IEEE J. of Solid-State Circuits*, Dec. 2001

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 45

More on Jitter


- In cases where clock signal is provided from off-chip→ have to choose a source with low enough jitter
- On-chip precautions to keep the clock jitter less than single-digit pico-second:
 - Separate supplies as much as possible
 - Separate analog and digital clocks
 - Short inverter chains between clock source and destination
- Few, if any, other analog-to-digital conversion non-idealities have the same symptoms as sampling jitter:
 - RMS noise proportional to input signal frequency
 - RMS noise proportional to input signal amplitude
 - →In cases where clock jitter limits the dynamic range, it's easy to tell, but may be difficult to fix...


Sampling Acquisition Bandwidth

 The resistance R of switch S1 turns the sampling network into a lowpass filter with finite time constant:

$$\tau = RC$$

- Assuming $V_{\it in}$ is constant during the sampling period and C is initially discharged
- Need to allow enough time for the output to settle to less than 1 ADC LSB → determines minimum duration for \$\phi_1\$ or maximum clock frequency





EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 47


Sampling: Effect of Switch On-Resistance

$$\begin{aligned} &V_{in}^{tx} - V_{out}^{tx} << \Delta \quad \text{since } V_{out} = V_{in} \left(1 - e^{-t/\tau}\right) \\ &\to V_{in} e^{-T_s/2\tau} << \Delta \ or \ \tau << \frac{T_s}{2} \frac{1}{\ln\left(V_{in}/\Delta\right)} \end{aligned}$$

Worst Case: $V_{in} = V_{FS}$

$$\tau \ll \frac{T_s}{2} \frac{1}{\ln(2^B - 1)} \approx \frac{0.72 \times T_s}{B}$$

$$R \ll \frac{1}{2f_s C} \frac{1}{\ln(2^B - 1)} \approx \frac{0.72}{Bf_s C}$$



Example:

B = 14, C = 13pF,
$$f_s = 100MHz$$

 $T_s/\tau >> 19.4$, or $10\tau << T_s/2$ $\rightarrow R << 40$ Ω

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs


Switch On-Resistance

Switch→ MOS operating in triode mode:

$$I_{D(triode)} = \mu C_{ox} \frac{W}{L} \left(V_{GS} - V_{TH} - \frac{V_{DS}}{2} \right) V_{DS}, \qquad \frac{1}{R_{ON}} \cong \frac{dI_{D(triode)}}{dV_{DS}} \bigg|_{V_{DS} \to 0}$$

$$R_{ON} = \frac{1}{\mu C_{ox} \frac{W}{L} (V_{GS} - V_{th})} = \frac{1}{\mu C_{ox} \frac{W}{L} (V_{DD} - V_{th} - V_{in})}$$

$$R_{ON} = \frac{R_o}{1 - \frac{V_{in}}{V_{DD} - V_{th}}}$$



EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 49

Sampling Distortion

Simulated 10-Bit ADC &

$$T_s/2 = 5\tau$$

$$V_{DD} - V_{th} = 2V$$
 $V_{FS} = 1V$


$$V_{ES} = 1V$$

Sampling Switch modeled:

$$v_{out} = v_{in} \left(1 - e^{-\frac{T}{2\tau} \left(1 - \frac{V_{in}}{V_{DD} - V_{th}} \right)} \right)$$

→Results in

HD2=-41dBFS & HD3=-51.4dBFS



EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs


Sampling Distortion N = 16384 SNR = 62.0dB SDR = 68.6dB SNDR = 58.6dB SFDR = 69.5dB Doubling sampling time (or ½ A = -0.0dBFS time constant) Results in: HD2 improved from -41dBFS to -70dBFS ~30dB $HD_0 = -69.5 dBFS$ HD3 improved from-HD, = -76.3dBFS 51.4dBFS to -76.3dBFS \sim 25dB Allowing enough time for the -120 0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 Frequency [f/f_s] sampling network settling → Reduces distortion due to switch R 10bit ADC $T_{s}/2 = 10 \tau$ non-linear behavior to a tolerable $V_{DD} - V_{th} = 2V$ $V_{FS} = 1V$ level EECS 247- Lecture 16 © 2008 H.K. Page 51 DAC Design (continued)- Introduction to ADCs

Sampling Distortion Effect of Supply Voltage N = 16384 SNR = 61.9dB SDR = 47.2dB SNDR = 45.7dB SFDR = 47.4dB N = 16384 SNR = 61.8dB SDR = 40.5dB SNDR = 39.8dB SFDR = 40.9dB A = -0.1dBFS A = -0.1dBFS0.15 0.2 0.25 0.3 0.35 Frequency [f/f_s] 10bit ADC & $T_s/2 = 5\tau$ 10bit ADC & $T_s/2 = 5\tau$ VDD - Vth = 2V $V_{FS} = 1V$ $V_{DD} - V_{th} = 4V$ $V_{FS} = 1V$ · Effect of higher supply voltage on sampling distortion \rightarrow HD3 decrease by $(V_{DD1}/V_{DD2})^2$ \rightarrow HD2 decrease by (V_{DD1}/V_{DD2}) EECS 247- Lecture 16 DAC Design (continued)- Introduction to ADCs © 2008 H.K. Page 52

Sampling Distortion

- SFDR → sensitive to sampling distortion - improve linearity by:
 - Larger V_{DD}/V_{FS}
 - Higher sampling bandwidth
- · Solutions:
 - Overdesign→ Larger switches Issue:
 - → Increased switch charge injection
 - \rightarrow Increased nonlinear S&D junction cap.

 - Maximize $V_{D\!D}\!/V_{F\!S}$ →Decreased dynamic range if V_{DD} const.
 - Complementary switch
 - Constant & max. $V_{GS} \neq f(V_{in})$



10bit ADC
$$T_s/\tau = 20$$

 $V_{DD} - V_{th} = 2V$ $V_{FS} = 1V$

EECS 247- Lecture 16


DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 53

Practical Sampling Summary So Far!

- kT/C noise $C \ge 12k_BT \frac{2^{2B}}{{V_{FS}}^2}$
- Finite $R_{sw} \rightarrow$ limited bandwidth


$$R << \frac{0.72}{Bf_sC}$$




• $g_{sw} = f(V_{in}) \rightarrow \text{distortion}$

$$g_{ON} = g_o \left(1 - \frac{V_{in}}{V_{DD} - V_{th}} \right) \quad \text{for} \quad g_o = \mu C_{ox} \frac{W}{L} (V_{DD} - V_{th})$$

Sampling: Use of Complementary Switches






- Complementary n & p switch advantages:
 - ✓Increase in the overall conductance
 - \checkmark Linearize the switch conductance for the range $|V_{th}^{p}| < Vin < Vdd |V_{th}^{n}|$

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 55

Complementary Switch Issues Supply Voltage Evolution




- Supply voltage has scaled down with technology scaling
- · Threshold voltages do not scale accordingly


Ref: A. Abo et al, "A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter," JSSC May 1999, pp. 599.

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

Complementary Switch Effect of Supply Voltage Scaling






•As supply voltage scales down input voltage range for constant g_o shrinks \rightarrow Complementary switch not effective when V_{DD} becomes comparable to $2xV_{th}$

EECS 247- Lecture 16


DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 57

Boosted & Constant V_{GS} Sampling



- Gate voltage V_{GS} =low
 - > Device off
 - ➤ Beware of signal feedthrough due to parasitic capacitors




- Increase gate overdrive voltage as much as possible + keep V_{GS} constant
 - > Switch overdrive voltage independent of signal level
 - \succ Error due to finite R_{ON} linear (to 1st order)
 - ightharpoonup Lower R_{on} ightharpoonup lower time constant

EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

Constant V_{GS} Sampling




EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs

© 2008 H.K. Page 59

Constant V_{GS} Sampling Circuit



This Example: All device sizes: $10\mu/0.35\mu$


All capacitor size: 1pF (except for Chold)

Note: Each critical switch requires a separate clock booster

EECS 247- Lecture 16


DAC Design (continued)- Introduction to ADCs

Clock Voltage Doubler



DAC Design (continued)- Introduction to ADCs

Clock Voltage Doubler



Both C1 & C2
 → charged to
 VDD after one clock cycle


© 2008 H.K. Page 61


 Note that bottom plate of C1 & C2 is either 0 or VDD while top plates are at VDD or 2VDD


EECS 247- Lecture 16


EECS 247- Lecture 16

DAC Design (continued)- Introduction to ADCs









Boosted Clock Sampling Complete Circuit Clock Multiplier M7 & M13 for ■ M3 reliability Remaining issues: $-V_{GS}$ constant only for $V_{in} < V_{out}$ C3= C1十 M5 -Nonlinearity due to Vth dependence of M12 M11on body-S source voltage Ref: A. Abo et al, "A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter," JSSC May 1999, pp. 599. EECS 247- Lecture 16 DAC Design (continued)- Introduction to ADCs © 2008 H.K. Page 67