### EE247 Lecture 21

#### **ADC Converters**


- Comparator design (continued)
  - · Comparator architecture examples
- Techniques to reduce flash ADC complexity
  - Interpolating
  - Folding
  - · Interpolating & folding
  - · Multi-Step ADCs
    - Two-step flash
    - Pipelined ADCs
      - Effect of sub-ADC, sub-DAC, gain stage non-idealities on overall ADC performance

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 1

# **CMOS Comparator Example**




- Flash ADC: 8bits, +-1/2LSB INL @ fs=15MHz (Vref=3.8V, LSB~15mV)
- · No offset cancellation

Ref: A. Yukawa, "A CMOS 8-Bit High-Speed A/D Converter IC," JSSC June 1985, pp. 775-9

EECS 247- Lecture 21

Nyquist Rate ADCs

### Comparator with Auto-Zero



Ref: I. Mehr and L. Singer, "A 500-Msample/s, 6-Bit Nyquist-Rate ADC for Disk-Drive Read-Channel Applications," JSSC July 1999, pp. 912-20.


EECS 247- Lecture 21

Note:

Nyquist Rate ADCs

© 2008 H.K. Page 3

# Flash ADC Comparator with Auto-Zero




Ref: I. Mehr and D. Dalton, "A 500-Msample/s, 6-Bit Nyquist-Rate ADC for Disk-Drive Read-Channel Applications," JSSC July 1999, pp. 912-20.

EECS 247- Lecture 21

Nyquist Rate ADCs

# Flash ADC Comparator with Auto-Zero



Note: Offset is cancelled & difference between input & reference established


Ref: I. Mehr and D. Dalton, "A 500-Msample/s, 6-Bit Nyquist-Rate ADC for Disk-Drive Read-Channel Applications," JSSC July 1999, pp. 912-20.

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 5

# Flash ADC Using Comparator with Auto-Zero




Ref: I. Mehr and D. Dalton, "A 500-Msample/s, 6-Bit Nyquist-Rate ADC for Disk-Drive Read-Channel Applications," JSSC July 1999, pp. 912-20.

EECS 247- Lecture 21

Nyquist Rate ADCs

#### **Bipolar Comparator Example**

- · Used in 8bit 400Ms/s & 6bit 2Gb/s flash ADC
- · Signal amplification during \$1 high, latch operates when \$1 low
- Input buffers suppress kick-back & input current
- · Separate ground and supply buses for frontend preamp → kickback noise reduction



Ref: Y. Akazawa, et al., "A 400MSPS 8b flash AD conversion LSI," IEEE International Solid-State Circuits

Conference, vol. XXX, pp. 98 - 99, February 1987


Ref: T. Wakimoto, et al, "Si bipolar 2GS/s 6b flash A/D conversion LSI," IEEE International Solid-State Circuits Conference, vol. XXXI, pp. 232 - 233, February 1988

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 7

# **Auto-Zero Implementation**




Ref:I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-Rate CMOS ADC," JSSC March 2000, pp. 318-25

EECS 247- Lecture 21

Nyquist Rate ADCs

# Comparator Example Pipelined ADC Application

- Variation on Yukawa latch used w/o preamp
- Good for low resolution ADCs (in this case
   1.5bit/stage for a pipeline)
- Note: M1, M2, M11, M12 operate in triode mode
- M11 & M12 added to vary comparator threshold
- Conductance at node X is sum of  $G_{M1}$  &  $G_{M11}$



Ref: T. B. Cho and P. R. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," *IEEE Journal of Solid-State Circuits*, vol. 30, pp. 166 - 172, March 1995

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 9

#### Comparator Example (continued)


- M1, M2, M11, M12 operate in triode mode with all having equal L
- · Conductance of input devices:

$$G_{I} = \frac{\mu C_{ox}}{I} \times \left[ W_{I} (V_{II} - V_{th}) + W_{II} (V_{R} - V_{th}) \right]$$

$$G_2 = \frac{\mu C_{OX}}{I} \times [W_I(V_{I2} - V_{th}) + W_{II}(V_{R+} - V_{th})]$$

$$\rightarrow\!\Delta G\!=\!\frac{\mu C_{OX}\!W_I}{L}\!\times\!\!\left[\left(V_{II}\!-\!V_{I2}\right)\!-\!\frac{W_{II}}{W_I}\!\left(V_{R}\!+\!-\!V_{R}\!-\!\right)\right]$$

- To 1st order, for W1=W2 & W11=W12  $V_{th}^{lauch}=W11/W1$  x  $V_{R}$  where  $V_{R}=V_{R+}$   $V_{R-}$
- $\rightarrow V_R$  fixed W11, 12 varied from comparator to comparator  $\rightarrow$  Eliminates need for resistive divider (DAC)




Ref: T. B. Cho and P. R. Gray, "A 10 b, 20 Msample/s, 35 mW pipeline A/D converter," IEEE Journal of Solid-State Circuits, vol. 30, pp. 166 - 172, March 1995

EECS 247- Lecture 21

Nyquist Rate ADCs

#### Comparator Example (Pipelined ADC)

- Used in a pipelined ADC with digital correction
  - →No offset cancellation required
- · Differential reference & input
- M7, M8 operate in triode region
- Preamp gain ~10
- · Input buffers suppress kick-back
- $\phi_1$  high  $\rightarrow$  C<sub>s</sub> charged to VR &  $\phi_{2B}$  is also high  $\rightarrow$  current diverted to latch  $\rightarrow$  comparator output in hold mode
- • † high → C<sub>s</sub> connected to S/Hout & comparator input (VR-S/Hout), current sent to preamp → comparator in amplify mode



Ref: S. Lewis, et al., "A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter" IEEE JSSC, NO. 6, Dec. 1987

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 11

#### Reducing Flash ADC Complexity

E.g. 10-bit "straight" flash

- Input range: 0 ... 1V
- LSB =  $\Delta$ :  $\sim$  1mV
- Comparators: 1023 with offset < 1/2 LSB
- Input capacitance: 1023 \* 100fF = 102pF
- Power: 1023 \* 3mW = 3W
  - → High power dissipation & large area & high input cap.

Techniques to reduce complexity & power dissipation :

- Interpolation
- Folding
- Folding & Interpolation
- Two-step, pipelining

EECS 247- Lecture 21


Nyquist Rate ADCs


### Interpolation


- Idea
  - Reduce number of preamps & instead interpolate between preamp outputs
- Reduced number of preamps
  - Reduced input capacitance
  - Reduced area, power dissipation
- Same number of latches (2<sup>B</sup>-1)
- · Important "side-benefit"
  - Decreased sensitivity to preamp offset
    - → Improved DNL

EECS 247- Lecture 21


Nyquist Rate ADCs







### Interpolation in Flash ADC



Compare A2& -A1

→ Comparator output is sign of A1+A2

Half as many reference voltages and preamps
Interpolation factor:x2

Example: For 10bit straight Flash ADC need 2<sup>B</sup>=1024 preamps compared 2<sup>B-1</sup>=512 for x2 interpolation

Possible to accomplish higher interpolation factor


→ Interpolation at the output of preamps

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 17

# Interpolation in Flash ADC Preamp Output Interpolation



Interpolate between two consecutive output via impedance Z

Choices of Z:

- 1. Resistors (Kimura)
- 2. Capacitors (Kusumoto)
- 3. Current mode (Roovers)


Ref: H. Kimura et al, "A 10-b 300-MHz Interpolated-Parallel A/D Converter," JSSC, pp. 438-446, April 1993 K. Kusumoto et al, "A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC," *JSSC*, pp.1200 -1206, December 1993.

R. Roovers et al, "A 175 Ms/s, 6 b, 160 mW, 3.3 V CMOS A/D converter," JSSC, pp. 938 - 944, July 1996.

EECS 247- Lecture 21

Nyquist Rate ADCs

### Higher Order Resistive Interpolation



Reference Resistor

- Resistors produce additional levels
- With 4 resistors per side, the "interpolation factor" M=8
- → extra 3bits
- (M→ ratio of latches/preamps)

Ref: H. Kimura et al, "A 10-b 300-MHz Interpolated-Parallel A/D Converter," JSSC April 1993, pp. 438-446


EECS 247- Lecture 21

**Analog Input** 

Nyquist Rate ADCs

© 2008 H.K. Page 19

# Preamp Output Interpolation DNL Improvement




- Preamp offset distributed over M resistively interpolated voltages:
  - → Impact on DNL divided by M
- Latch offset divided by gain of preamp
  - → Use "large" preamp gain
  - → Next: Investigate how large preamp gain can be?

Ref: H. Kimura et al, "A 10-b 300-MHz Interpolated-Parallel A/D Converter," JSSC April 1993, pp. 438-446

EECS 247- Lecture 21

Nyquist Rate ADCs

### Preamp Input Range




If linear region of preamp transfer curve do not overlap

- → Dead-zone in the interpolated transfer curve! Results in error
- $\rightarrow$  Consecutive preamp linear input ranges must overlap i.e. input range >  $\Delta$

Sets upper bound on preamp gain: Preamp $_{\rm qain}$  <V $_{\rm DD}$  /  $\Delta$ 

EECS 247- Lecture 21

Nyquist Rate ADCs



### Measured Performance

Resolution 10 b (7+3)

Maximum conversion frequency 300 MHz
Integral non-linearity ±1.0 LSB
Differential non-linearity ±0.4 LSB
SNR/THD 10MHz input 56/-59 dB

| SOMHz input | 48/-47 dB | Low input capacitance | 8 pF | Low input capacitance | 2 V | Capacitance | Capacitance

Power supply -5.2V Power dissipation 4.0W

Chip size 9.0 × 4.2 mm² Element count 36,000

Technology 1.0 μm bipolar:ft=25GHz

Ref: H. Kimura et al, "A 10-b 300-MHz Interpolated-Parallel A/D Converter," JSSC April 1993, pp. 438-446

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 23


# **Interpolation Summary**

- Consecutive preamp transfer curve need to have overlap  $\Rightarrow$  Limits gain of preamp to  $\sim$  V<sub>DD</sub>/ $\Delta$
- The added impedance at the output of the preamp typically reduces the bandwidth and affects the maximum achievable frequencies
- DNL due to preamp offset reduces by interpolation factor M
- Interpolation reduces # of preamps and thus reduces input C-however, the # of required latches the same as "straight" Flash
   →Use folding to reduce the # of latches

EECS 247- Lecture 21

Nyquist Rate ADCs

# **Folding Converter**



- Two ADCs operating in parallel
  - MSB ADC
  - Folder + LSB ADC
- · Significantly fewer comparators compared to flash
- Fast
- Typically, nonidealities in folder limit resolution to ~10Bits


EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 25

# Example: Folding Factor of 4 Folding factor humber of folds Folder maps input to smaller range

- smaller range
- MSB ADC determines which fold input is in
- LSB ADC determines position within fold
- Logic circuit combines LSB and MSB results



EECS 247- Lecture 21


Nyquist Rate ADCs

### Example: Folding Factor of 4

• How are folds generated?

$$\begin{split} & \text{Fold 1} \Rightarrow V_{out} \!\! = \!\! + V_{in} \\ & \text{Fold 2} \Rightarrow V_{out} \!\! = \!\! - V_{in} \!\! + V_{FS} \! / 2 \\ & \text{Fold 3} \Rightarrow V_{out} \!\! = \!\! + V_{in} \!\! - V_{FS} \! / 2 \\ & \text{Fold 4} \Rightarrow V_{out} \!\! = \!\! - V_{in} \!\! + V_{FS} \end{split}$$

 Note: Sign change every other fold + reference shift




EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 27

# Generating Folds via Source-Coupled Pairs




Vref1 < Vref2 < Vref3 < Vref4


As Vin changes, only one of M1, M3, M5, M7 is on depending on the input level Let us try Vref1=1/2 $\Delta_{MSB}$  Vref2=1.5 $\Delta_{MSB}$  Vref3=2.5 $\Delta_{MSB}$  Vref4=3.5 $\Delta_{MSB}$ 


EECS 247- Lecture 21


Nyquist Rate ADCs


#### **CMOS Folder Output** Folder Output CMOS folder transfer Ideal Folder curve max. min. CMOS portions: Folder → Rounded → Accurate only at zero-crossings Error (Ideal-Real) 0.00 0.00 0.00 0.00 0.00 In fact, most folding ADCs do not use the folds, but only the midpoint-crossings! 0.5 2.5 1.5 2 3 $V_{in}$ $/\Delta_{MSB}$ EECS 247- Lecture 21 Nyquist Rate ADCs © 2008 H.K. Page 29













# A 70-MS/s 110-mW 8-b CMOS Folding and Interpolating A/D Converter






Ref: B. Nauta and G. Venes, JSSC Dec 1985, pp. 1302-8

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 35

#### A 70-MS/s 110-mW 8-b CMOS Folding and Interpolating A/D Converter





Note:

Total of 40 (MSB=8, LSB=32) comparators compared to 28-1= 255 for straight flash


EECS 247- Lecture 21

Nyquist Rate ADCs





### Two Stage Example



- · Use DAC to compute missing voltage
- · Add quantized representation of missing voltage
- Why does this help? How about  $\epsilon_{\rm q2}\,?$

EECS 247- Lecture 21


Nyquist Rate ADCs

© 2008 H.K. Page 39

### Two Step (2+2) Flash ADC

4-bit Straight Flash ADC


Ideal 2-step Flash ADC



EECS 247- Lecture 21

Nyquist Rate ADCs

# Two Stage Example




- Fine ADC is re-used 22 times


$$\varepsilon_{q2} = \frac{V_{ref2}}{2^2} = \frac{V_{ref1}}{2^2 \cdot 2^2}$$

EECS 247- Lecture 21

Nyquist Rate ADCs



# Residue or Multi-Step Type ADC Issues




- · Operation:
  - Coarse ADC determines MSBs
  - DAC converts the coarse ADC output to analog- Residue is found by subtracting ( $V_{in}$ - $V_{DAC}$ )
  - Fine ADC converts the residue and determines the LSBs
  - Bits are combined in digital domain
- · Issue:
  - 1. Fine ADC has to have precision in the order of overall ADC 1/2LSB
  - Speed penalty →Need at least 1 clock cycle per extra series stage to resolve one sample

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 43

# Solution to Issue (1) Reducing Precision Required for Fine ADC




- Accuracy needed for fine ADC relaxed by introducing inter-stage gain
  - Example: By adding gain of x(G=2<sup>B1</sup>=4) prior to fine ADC in (2+2)bit case, precision required for fine ADC is reduced to 2-bit only!
  - Additional advantage- coarse and fine ADC can be identical stages

EECS 247- Lecture 21

Nyquist Rate ADCs

# Solution to Issue (2) Increasing ADC Throughput



- Conversion time significantly decreased by employing T/H between stages
  - All stages busy at all times → operation concurrent
  - During one clock cycle coarse & fine ADCs operate concurrently:
    - First stage samples/converts/generates residue of input signal sample #  $\it n$
    - While  $2^{nd}$  stage samples/converts residue associated with sample # n-1

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 45


# Pipelined A/D Converters

- · Ideal operation
- Errors and correction
  - Redundancy
  - Digital calibration
- Implementation
  - Practical circuits
  - Stage scaling

EECS 247- Lecture 21

Nyquist Rate ADCs

#### Pipeline ADC Block Diagram



- Idea: Cascade several low resolution stages to obtain high overall resolution (e.g. 10bit ADC can be built with series of 10 ADCs each 1-bit only!)
- Each stage performs coarse A/D conversion and computes its quantization error, or "residue"
- · All stages operate concurrently

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 47


#### Pipeline ADC Characteristics

- Number of components (stages) grows linearly with resolution
- Pipelining
  - Trading latency for conversion speed
  - Latency may be an issue in e.g. control systems
  - Throughput limited by speed of one stage → Fast
- Versatile: 8...16bits, 1...200MS/s
- One important feature of pipeline ADC: many analog circuit non-idealities can be corrected digitally

EECS 247- Lecture 21

Nyquist Rate ADCs

# Pipeline ADC Concurrent Stage Operation




- · Stages operate on the input signal like a shift register
- New output data every clock cycle, but each stage introduces at least ½ clock cycle latency

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 49

# Pipeline ADC Latency




Note: One conversion per clock cycle & 8 clock cycle latency

[Analog Devices, AD 9226 Data Sheet]

EECS 247- Lecture 21

Nyquist Rate ADCs

#### Pipeline ADC Digital Data Alignment




Digital shift register aligns sub-conversion results in time

EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 51


### **Cascading More Stages**




- LSB of last stage becomes very small
- Impractical to generate several V<sub>ref</sub>
- · All stages need to have full precision


EECS 247- Lecture 21

Nyquist Rate ADCs





# Pipeline ADC Single Stage Model



EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 55


### Pipeline ADC Errors

- Non-idealities associated with sub-ADCs, sub-DACs and gain stages → error in overall pipeline ADC performance
- Need to find means to tolerate/correct errors
- Important sources of error
  - Sub-ADC errors- comparator offset
  - Gain stage offset
  - Gain stage gain error
  - Sub-DAC error

EECS 247- Lecture 21

Nyquist Rate ADCs

### Pipeline ADC Multi-Stage Model



EECS 247- Lecture 21

Nyquist Rate ADCs

© 2008 H.K. Page 57

### Pipeline ADC Model

• If the "Analog" and "Digital" gain/loss is precisely matched:

$$D_{out} = V_{in,ADC} + \frac{\varepsilon_{qn}}{\prod\limits_{j=1}^{n-1} G_j}$$

$$D.R. = 20 \log \frac{rms \ FS \ Signal}{rms \ Quant. \ Noise} = 20 \log \underbrace{-\frac{\frac{V_{ref}}{2\sqrt{2}}}{V_{ref}}}_{\sqrt{12} \times 2^{B_n} \prod_{j=1}^{n-1} G_j} = 20 \log \left(\sqrt{\frac{3}{2}} \times 2^{B_n} \times \prod_{j=1}^{n-1} G_j\right)$$

$$B_{ADC} \approx \log_2 \left( 2^{B_n} \times \prod_{j=1}^{n-1} G_j \right)$$

$$B_{ADC} \approx B_n + \log_2 \prod_{j=1}^{n-1} G_j$$

EECS 247- Lecture 21

Nyquist Rate ADCs

# Pipeline ADC Observations

- The aggregate ADC resolution is independent of sub-ADC resolution!
- Effective stage resolution B<sub>i</sub>=log<sub>2</sub>(G<sub>i</sub>)
- Overall conversion error does not (directly) depend on sub-ADC errors!
- Only error term in D<sub>out</sub> contains quantization error associated with the last stage
- So why do we care about sub-ADC errors?
   ➤ Go back to two stage example

EECS 247- Lecture 21

Nyquist Rate ADCs