






Announcements Lab #3 Mon. and Tues., Lab #4 Fri. Homework #4 due Thursday



















Decoder Fan-Out □ F of 2¹³ means that we will want to use more than log₄(2¹³) = 6.5 stages to implement the AND8 □ Need many stages anyways ■ So what is the best way to implement the AND gate? ■ Will see next that it's the one with the most stages and least complicated gates
































What We Now Know Given decoder structure, input capacitance, final load Can size the entire chain using LE for minimum delay Is this the "best" we can do in terms of power too? Not necessarily – probably want to reduce sizes – (especially on final decoder inputs) Is there anything else we can do to improve energy even further?