

## EE141-Fall 2009 Digital Integrated Circuits

### Lecture 8 LE and Power for Decoders

EECS141

Lecture #8

1



## Decoders

EECS141

Lecture #8

4

## Announcements


- Lab #3 Mon. and Tues., Lab #4 Fri.
- Homework #4 due Thursday

EECS141

Lecture #8

2

## Decoder Design Example



- Look at decoder for 256x256 memory block (8KBytes)

EECS141

Lecture #8

5

## Class Material

- Last lecture
  - Gate delay and logical effort
- Today's lecture
  - Logical effort and power in decoders
- Reading (Chapter 6)


EECS141

Lecture #8

3

## Problem Setup

- Goal: Build fastest possible decoder with static CMOS logic
- What we know
  - Basically need 256 AND gates, each one of them drives one word line




EECS141

Lecture #8

6

### Problem Setup (1)


Decoder path:



- Each word line has 256 cells connected to it
- $C_{WL} = 256 \cdot C_{cell} + C_{wire}$ 
  - Ignore wire for now (include it later in the class)

### Problem Setup (4)

Decoder path:



- Total fanout on each address wire is:

$$F = \Pi B \frac{C_{load}}{C_{in}} = 128 \frac{(256 C_{cell})}{4 C_{cell}} = 2^7 \frac{(2^8 C_{cell})}{2^2 C_{cell}} = 2^{13}$$

### Problem Setup (2)

Decoder path:




- Assume that decoder input capacitance is  $C_{address} = 4 \cdot C_{cell}$

### Decoder Fan-Out

- F of  $2^{13}$  means that we will want to use more than  $\log_4(2^{13}) = 6.5$  stages to implement the AND8
- Need many stages anyways
  - So what is the best way to implement the AND gate?
  - Will see next that it's the one with the most stages and least complicated gates


### Problem Setup (3)

Decoder path:




- Each address drives  $2^8/2$  AND gates
  - A0 drives  $1/2$  of the gates, A0\_b the other  $1/2$  of the gates

### 8-Input AND



|            |   |            |       |             |     |       |   |   |   |   |   |   |
|------------|---|------------|-------|-------------|-----|-------|---|---|---|---|---|---|
| LE=10/3    | 1 | LE=2       | 5/3   | LE=4/3      | 5/3 | 4/3   | 1 |   |   |   |   |   |
| ILE = 10/3 |   | ILE = 10/3 |       | ILE = 80/27 |     |       |   |   |   |   |   |   |
| P = 8      | + | 1          | P = 4 | +           | 2   | P = 2 | + | 2 | + | 2 | + | 1 |

## 8-Input AND




- Using 2-input NAND gates
  - 8-input gate takes 6 stages
- Total LE is  $(4/3)^3 \approx 2.4$
- So PE is  $2.4 * 2^{13}$  – optimal N of ~7.1

## Predecoders


- Use a single gate for each of the shared terms
  - E.g., from  $A_0, \bar{A}_0, A_1, \bar{A}_1$ , generate four signals:  $A_0A_1, \bar{A}_0A_1, A_0\bar{A}_1, \bar{A}_0\bar{A}_1$
- In other words, we are decoding smaller groups of address bits first
  - And using the “predecoded” outputs to do the rest of the decoding

## Decoder So Far


- 256 8-input AND gates
  - Each built out of tree of NAND gates and inverters
- Issue:
  - Every address line has to drive 128 gates (and wire) right away
  - Can't build gates small enough - Forces us to add buffers just to drive address inputs



## Predecoder and Decoder




## Look Inside Each AND8 Gate




## Predecoder/Decoder Layout

- Predecoder outputs run along height of the memory array.
- Decoder must match height of SRAM cell



## Predecode Options

- Two options for predecoding:




EECS141

Lecture #8

19

## Power



- If we lower the supply voltage, energy from switching capacitors drops quadratically!
- But, how does this impact delay?
  - Need to look more closely at transistor behavior...


EECS141

Lecture #8

22

## Predecode Options (2)

- Larger predecode usually better:
  - More stages before the long wires
    - Decreases their effect on the circuit
- Fewer long wires switch
  - Lower power
- Easier to fit 2-input gate into cell pitch



EECS141

Lecture #8

20

## Next Lecture

- MOS transistor model

EECS141

Lecture #8

23

## What We Now Know

- Given decoder structure, input capacitance, final load
  - Can size the entire chain using LE for minimum delay
- Is this the "best" we can do in terms of power too?
  - Not necessarily – probably want to reduce sizes
    - (especially on final decoder inputs)
  - Is there anything else we can do to improve energy even further?

EECS141

Lecture #8

21