



De-embedding Techniques for Evaluation of Die-Die Interconnect structure on the Interposer Technology

Interconnect Course Project

Milad Seyedi

Course professor: Dr. Nasser Masoumi


Teacher Assistant: Pouya Namaki


Outline

- ☐ Introduction
- ☐ Cascade Based De-embedding
 - TRL Method
 - 2X Thru Method
 - 1X Fixture Method
- Lumped Equivalent Circuit Model Based
 - L_iL_j Method
 - Hybrid Method
 - L-2L Method
 - Use L-2L method form large line's length (PCB Trace + Bump)
 - Electromagnetic Characteristics of Multiport TSVs Using L-2L De-Embedding Method and Shielding TSVs
- Conclusion

Introduction


- *An "interposer" is an electrical interface (substrate) used for routing between one socket or connection to another socket or connection.
- In the search for low-cost interposer technology, organic is one promising candidate. It is typically manufactured by the conventional wet etching process.
- The minimum line and spacing of $2 \mu m$ has been achieved in the traditional organic multichip package.
- when a chip is mounted on an organic interposer, either using wire-bonding or flip-chip technique, the solder balls on the package will give some stand-off to the component that will result in improved reliability.





Ref: Interposer Technologies for High-Performance Applications IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, 2017

De-embedding Technique



De-embedding Applications:

> Simulation Debugging.

Fixture's Error Removal.

Access to inaccessible structures.

Types of De-embedding Methods

The extreme importance of accurate parasitic de-embedding techniques to RF device characterization has already been established. In general, the parasitic contributions of device-under-test (DUT) structures mainly arise from probe pads, the interconnection lines connected to the intrinsic on chip DUT structure. De-embedding techniques can be classified as two groups:

- ☐ The first group is called the cascade based technique for large DUT structures:
 - TRL
 - 2X Thru
 - 1X Fixture

- ☐ The second group is called the lumped equivalent circuit model based technique for short DUT structures:
 - $\mathbf{L_{i}L_{j}}$
 - Hybrid Method
 - L-2L

Cascade Based De-embedding Methods

TRL: While a minimum of **three measurements** (under different excitation conditions, i.e., values of a_2/a_1) are required in each of the **thru** and **line** connections, only a single measurement is required with the **reflect** connection (for line measuring, the **line** must be **lossless** or $S_{12} = S_{21}$, = **0**.)


$$T_{DUT} = [T_{Error\ Box\ A}]^{-1} \times [T_{Total}] \times [T_{Error\ Box\ B}]^{-1}$$

- **2X Thru:** the S11 left and right fixtures are calculated from **the time domain**, while the S21 and S22 fixtures are obtained from the wave peeling algorithm. **only 2X thru pattern is needed.**
 - Symmetry in the 2x Thru is assumed.
 - Minimum spacing between discontinuities in the 2x Thru is needed.

$$T_{DUT} = [T_{Fixture _A}]^{-1} \times [T_{Total}] \times [T_{Fixture _A'}]^{-1}$$

1X Fixture: This proposed de-embedding method only **requires two calibration patterns** to obtain the DUT S-parameter, as depicted in the Figure. In this design, **1X left and 1X right are not necessarily symmetric,** and are **characterized separately.**


$$T_{DUT} = [T_{Fixture} _A]^{-1} \times [T_{Total}] \times [T_{Fixture} _B]^{-1}$$



Ref: Thru-Reflect-Line: An Improved Technique for Calibrating the Dual Six-Port Automatic Network Analyzer, 1979








Ref: 2X-Thru, 1X-Reflection, and Thru-Line de-embedding: Theory, sensitivity analysis, and error corrections, 2019

lumped equivalent circuit model based

L₁L_j The L_iL_j de-embedding method also requires the measurement of two transmission lines. These transmission lines, however, may be any two different lengths; one transmission line does not have to be double the length of the other. Further, probing pads are only modeled as a shunt admittance, $Y=j\omega C$. Individual pads are still assumed to be symmetric. Using **ABCD** parameters, a transmission line of length i can be represented as the following cascade of ABCD matrices:

$$\begin{split} ABCD_{meas_Li\&Lj} &= ABCD_{LP}ABCD_{Li\&Lj}ABCD_{RP} \\ ABCD_{hybrid} &= ABCD_{meas_Lj}ABCD_{meas_Li}^{-1} = ABCD_{LP}ABCD_{Lj-Li}ABCD_{LP}^{-1} \\ Y_{hybrid} &= Y_{Lj-Li} + \begin{bmatrix} Y & 0 \\ 0 & -Y \end{bmatrix} = \begin{bmatrix} Y_{11} & Y_{12} \\ Y_{21} & Y_{22} \end{bmatrix} \\ Y_{Lj-Li} &= \frac{Y_{hybrid} + swap(Y_{hybrid})}{2} \end{split}$$



$$ABCD_{thru} = ABCD_{meas_}ABCDmeas_{2L}^{-1}ABCD_{meas_L}$$

$$= ABCD_{LP}ABCD_{RP}$$

$$ABCD_{LLi (Hybrid)} = ABCD_{Li no Z}ABCD_{Li no Z}^{-1}$$

$$ABCD_{LLi (Hybrid)} = ABCD_{Li no Z}ABCD_{Li no Z}^{-1}$$

$$ABCD_{Lno Z} = ABCD_{Z}^{-1}ABCD_{meas_L}ABCD_{Z}^{-1}$$


$$ABCD_{Li no Z} = ABCD_{Z}^{-1}ABCD_{meas_L}ABCD_{Z}^{-1}$$

$$ABCD_{Li no Z} = ABCD_{Z}^{-1}ABCD_{meas_Li}ABCD_{Z}^{-1}$$


$$ABCD_{Li no Z} = ABCD_{Z}^{-1}ABCD_{meas_Li}ABCD_{Z}^{-1}$$

$$Y_{L-Li} = \frac{Y_{L-Li (Hybrid)} + Swap(Y_{L-Li (Hybrid)})}{2}$$

$$Y_{L-Li} = \frac{Y_{L-Li (Hybrid)} + Swap(Y_{L-Li (Hybrid)})}{2}$$





Ref: De-embedding transmission line measurements for accurate modeling of IC designs, (in IEEE Transactions on Electron Devices, 2006)




Ref: De-embedding techniques for transmission lines: An exploration, review, and proposal, 2013

L-2L Method (1)







 $Ref: Evaluation \ of \ a \ Multi-Line \ De-embedding \ Technique \ up \ to \ 110 GHz \ for \ Millimeter-Wave \ CMOS \ Circuit \ Design$

$$ABCD_{meas_L} = \underbrace{ABCD_{LP}ABCD_{L}ABCD_{RP}} \qquad \underbrace{ABCD_{LP}} = ABCD_{Y}ABCD_{Z}$$

$$ABCD_{RP} = ABCD_{Z}ABCD_{Y}$$

Where,

 $ABCD_{LP}$ represents the matrix of the left pad; $ABCD_L$ represents the matrix of the txline of length L; $ABCD_{RP}$ represents the matrix of the right pad.


Where,

 $ABCD_Y$ represents the shunt admittance; $ABCD_Z$ represents the series impedance.


$$ABCD_{Y} = \begin{bmatrix} 1 & 0 \\ Y & 1 \end{bmatrix} \longrightarrow Y = j\omega C$$

$$ABCD_{Z} = \begin{bmatrix} 1 & Z \\ 0 & 1 \end{bmatrix} \longrightarrow Z = R + j\omega L$$

L-2L Method (2)



Ref: Evaluation of a Multi-line De-embedding Technique for Millimeter-Wave CMOS Circuit Design_ Proceeding of Asia-Pacific Microwave Conference



Ref: Evaluation of a Multi-Line De-embedding Technique up to 110GHz for Millimeter-Wave

$$ABCD_{LP} = ABCD_{Y}ABCD_{Z}$$

$$ABCD_{RP} = ABCD_{Z}ABCD_{Y}$$


$$ABCD_{Z} = \begin{bmatrix} 1 & 0 \\ Y & 1 \end{bmatrix}$$

$$ABCD_{Z} = \begin{bmatrix} 1 & Z \\ 0 & 1 \end{bmatrix}$$

$$ABCD_{meas_L} = ABCD_{LP}ABCD_{L}ABCD_{RP}$$


$$ABCD_{L} = ABCD_{LP}^{-1}ABCD_{meas_L}ABCD_{RP}^{-1}$$

Trace + Bump Structure and Simulation




Ref: Technical report, 2020 by Pouya Namaki and Nasser Masoumi

1: S-Parameter Extraction Traces By L-2L Method




S-Parameter extracted of trace from L-2L Method:

- \triangleright L = 12.7mm (half inch)
- \geq 2L = 25.4mm (an inch)




S11 and **S21** of the line with a Length of 2L (**25.4mm** or an Inch)

S-Parameter Extraction Traces By L-2L Compare to Simulation




S11 of line with length of **2L** from **L-2L method** and **simulation**



S11 of line with length of L from L-2L method and simulation


S-Parameter Extraction Traces By L-2L Compare to Simulation (2)




S21 of line with length of **2L** from **L-2L method** and **simulation**

S21 of line with length of **L** from **L-2L method** and **simulation**

Error of L S-Parameter Due Frequency



Error of 2L S-Parameter Due Frequency




 S_{11} error of 2L (25.4mm) line

 S_{21} error of 2L (25.4mm) line

Characteristics Line's Impedance


The computation's error of characteristics impedance causes in **10.65Ghz** (2L)

$$Z = Z_0 \left\{ \frac{(1 + S_{11})^2 - S_{21}^2}{(1 - S_{11})^2 - S_{21}^2} \right\}^{\frac{1}{2}}$$



The computation's error of characteristics impedance causes in **14.25Ghz** (L)

$$Z = Z_0 \left\{ \frac{(1 + S_{11})^2 - S_{21}^2}{(1 - S_{11})^2 - S_{21}^2} \right\}^{\frac{1}{2}}$$



The Error Created By Increasing Length of the Line

By using the measured S-Parameter the parasites of the pad can be calculated which is modeled as a π -type lumped constant circuit. However, in through-only method, the length of the through-line is required to be very short to match with the π -type lumped model.

☐ In lumped group method, an extra grounded metal strip, which adds **resistance** and inductance to the short structure, is used as a connection between the two ports.





Fig. 4 Calculated results by using through-only method.


The parasitic contribution of the extra grounded metal strip cannot be ignored if the frequencies are high or if the DUT structures are large.

2: S-Parameter Extraction Traces By L-2L Method




S-Parameter extracted of trace from L-2L Method:

- \triangleright L = 1.5mm
- \rightarrow 2L = 3mm




S11 and **S21** of the line with a Length of L (**1.5mm**)

S-Parameter Extraction Traces By L-2L Compare to Simulation




S11 of line with length of L from L-2L method and simulation



S21 of line with length of L from L-2L method and simulation

Error of Line's S-Parameter



 S_{11} 's error of L (1.5mm) line

 S_{21} 's error of L (1.5mm) line


Characteristics Impedance of Line

The computation's error of characteristics impedance causes in 18.8Ghz (L)

$$Z = Z_0 \left\{ \frac{(1 + S_{11})^2 - S_{21}^2}{(1 - S_{11})^2 - S_{21}^2} \right\}^{\frac{1}{2}}$$


L-2L Method Accuracy:

- $L = 25.4 \text{mm} \rightarrow 10.65 \text{GHz}$
- $L = 12.7 \text{mm} \rightarrow 14.25 \text{GHz}$
- $L = 1.5 \text{mm} \rightarrow 18.8 \text{GHz}$



Characteristics impedance of L line

S-Parameter Extracted Bump By L-2L Method



Electromagnetic Characteristics of Multiport TSVs Using L-2L De-Embedding Method and Shielding TSVs


This paper presents: An L-2L de-embedding method for characterizing the electromagnetic properties of through silicon vias (TSVs) in 3-D ICs. (this is the first paper that discusses the use of de-embedding method for multiport TSVs.)

- Use of L-2L de-embedding method for multiport TSVs.
- Proposed: Modified structure.
- The performance of the designed structures **with and without shielding TSVs** is examined via both full-wave simulation and the measurements.


Authors: Yong-Sheng Li; Yan Li; Qiu Min; Ke Wu; En-Xiao Liu; Ran Hao; Hong-Sheng Chen; Cheng Zhuo; Wen-Yan Yin; Zhe-Yao,

Journal: IEEE Transactions on Electromagnetic Compatibility.


Date of publication: 15 march 2017




Traditional and Proposed Structures



- Pad: The length of pads decreased
- Between TSV and RDL: Bump replaced by the Via
- Substrate: Silicon is change to a layer of Rigid foam
- Insulation material: The insulation material used in the layer between pads and the silicon and the layer between the silicon and RDL are chosen to be SiO2.
- The **height of RDLs** is changed to be the same as that of the pads





Structure with the Shielding TSVs



Conclusion: Comparison to the Bump-Trace-Bump Structure

MATERIAL PARAMETERS AND DIMENSIONS





Design Parameter	Dimension	Material Parameter	Value
Pad thickness (h_{pad})	$2 \mu \text{m}$	Conductivity of Si	10 S/m
Pad length $(l_{\rm P})$	$60 \mu \text{ m}$	Conductivity of copper	$5.95 \times 10^7 \text{ S/m}$
Pad length (l_{pad})	$50 \mu \mathrm{m}$	Conductivity of IMD	0 S/m
Via height (h_{via})	$0.5 \mu \mathrm{m}$	Conductivity of SiO ₂	0 S/m
Via diameter (d_{via})	$35 \mu \text{ m}$	Conductivity of Underfill	0 S/m
TSV height (h_{TSV})	$100 \mu \mathrm{m}$	Conductivity of Foam	0 S/m
TSV diameter (d_{TSV})	$40 \mu \mathrm{m}$	Relative permittivity of Si	11.9
Pitch between TSVs (pitch ₁)	100 μm	Relative permittivity of copper	1
Pitch between TSV and STSV (pitch ₂)	$65 \mu \mathrm{m}$	Relative permittivity of IMD	1
Pitch between STSVs (pitch ₃)	$80~\mu\mathrm{m}$	Relative permittivity of SiO ₂	4
Pitch between STSVs and RDL (pitch ₄)	$50 \mu \text{ m}$	Relative permittivity of Underfill	1
SiO_2 thickness (t_{ox})	$0.5 \mu \text{m}$	Relative permittivity of Foam	1
Bump height $(h_{\text{Bum p}})$	$5 \mu \text{m}$	Relative permeability of Si	1
Bump diameter (d_{Bump})	30 μ m	Relative permeability of copper	1
RDL thickness (t_{RDL})	$1 \mu \mathrm{m}$	Relative permeability of IMD	1
RDL thickness (h_{RDL})	$2 \mu \mathrm{m}$	Relative permeability of SiO ₂	1
Substrate height (h_S)	$200 \mu\mathrm{m}$	Relative permeability of Underfill	1
Substrate height (h_F)	5 mm	Relative permeability of Foam	1

✓ In high frequency range this method is accurate for **Die-interposer-Die** not for Die-PCB -Die.

Future Work

• Use 2X Thru Method for Bump-Trace-Bump Structure

Automatic Fixture Removal (AFR)

Comparison of this methods

References

- [1] N. Erickson, K. Shringarpure, J. Fan, B. Achkir, S. Pan and C. Hwang, "De-embedding techniques for transmission lines: An exploration, review, and proposal," 2013 IEEE International Symposium on Electromagnetic Compatibility, Denver, CO, USA, 2013, pp. 840-845, doi: 10.1109/ISEMC.2013.6670527.
- [2] Ning LI, kota MATSUSHITA, Naok TAKAYAMA, Shogo ITO, Kenichi OKADA, Akira MATSUZAWA"Evaluation of a Multi-Line De-embedding Technique up to 110GHz for Millimeter-Wave CMOS Circuit Design" 2010 IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences 93-A(2):431-439
- [3] Y. Chang, S. S. H. Hsu, D. Chang, J. Lee, S. Lin and Y. Juang, "A de-embedding method for extracting S-parameters of vertical interconnect in advanced packaging," 2011 IEEE 20th Conference on Electrical Performance of Electronic Packaging and Systems, San Jose, CA, USA, 2011, pp. 219-222, doi: 10.1109/EPEPS.2011.6100231.
- [4] A. M. Mangan, S. P. Voinigescu, Ming-Ta Yang and M. Tazlauanu, "De-embedding transmission line measurements for accurate modeling of IC designs," in IEEE Transactions on Electron Devices, vol. 53, no. 2, pp. 235-241, Feb. 2006, doi: 10.1109/TED.2005.861726.
- [5] Qing-Hong Bu, Ning Li, Keigo Bunsen, Hiroki Asada, Kota Matsushita, "Evaluation of a Multi-line De-embedding Technique for Millimeter-Wave CMOS Circuit Design" Proceeding of Asia-Pacific Microwave Conference 2010
- [6] G. F. Engen and C. A. Hoer, "Thru-Reflect-Line: An Improved Technique for Calibrating the Dual Six-Port Automatic Network Analyzer," in IEEE Transactions on Microwave Theory and Techniques, vol. 27, no. 12, pp. 987-993, Dec. 1979, doi: 10.1109/TMTT.1979.1129778.
- [7] P. Colestock and M. Foley," A Generalized TRL Algorithm for S-Parameter De-Embedding", Fermi National Accelerator Laboratory, April 1993
- [8] Chen, Yuan, "De-embedding method comparisons and physics based circuit model for high frequency D-probe" (2018). Masters Theses. 7757.
- [10] J. Hanning, J. Stenarson, K. Yhland, P. J. Sobis, T. Bryllert and J. Stake, "Single-Flange 2-Port TRL Calibration for Accurate THz \$\mathbb{\text{rm S}}\\$-Parameter Measurements of Waveguide Integrated Circuits, "in IEEE Transactions on Terahertz Science and Technology, vol. 4, no. 5, pp. 582-587, Sept. 2014, doi: 10.1109/TTHZ.2014.2342497
- [11] C. Wu, B. Chen, T. Mikheil, J. Fan and X. Ye, "Error bounds analysis of de-embedded results in 2x thru de-embedding methods," 2017 IEEE International Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMCSI), 2017, pp. 532-536, doi: 10.1109/ISEMC.2017.8077927.
- [12] Bichen Chen "2X-Thru, 1X-Reflection, and Thru-Line de-embedding: Theory, sensitivity analysis, and error corrections" (2019). Phd Theses.
- [13] DesignCon, "A NIST Traceable PCB Kit for Evaluating the Accuracy of De-Embedding Algorithms and Corresponding Metrics" 2018
- [14] H. Cho, J. Huang, C. Kuo, S. Liu and C. Wu, "A Novel Transmission-Line Deembedding Technique for RF Device Characterization," in IEEE Transactions on Electron Devices, vol. 56, no. 12, pp. 3160-3167, Dec. 2009, doi: 10.1109/TED.2009.2032608.
- [15] Ning Li," Evaluation of a Multi-Line De-Embedding Technique up to 110 GHz for Millimeter-Wave CMOS Circuit Design", February 2010 IEICE Transactions on Fundamentals of Electronics Communications and Computer Sciences 93-A(2):431-439
- [16] Y. -S. Li et al., "Electromagnetic Characteristics of Multiport TSVs Using L-2L De-Embedding Method and Shielding TSVs," in IEEE Transactions on Electromagnetic Compatibility, vol. 59, no. 5, pp. 1541-1548, Oct. 2017, doi: 10.1109/TEMC.2017.2664047.
- [17] A. Usman et al., "Interposer Technologies for High-Performance Applications," in IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 7, no. 6, pp. 819-828, June 2017, doi: 10.1109/TCPMT.2017.2674686.