Milav Dabgar

1-k-86,

Vivekanannd Nagar,

Ahmedabad (Gujarat, INDIA) - 382445 Email-id: milav.dabgar@gmail.com

Mobile No.: **8128576285** Alt Mob No.: **9426676285**

EXPERIENCE

• Lecturer - Class2 (Nov'16 - Present)

(Government Polytechnic (Education Department - Government of Gujarat))

- To Conduct Lab and Lecture Sessions for assigned courses. (Taken Courses Includes Programming in C, Microprocessor and Assembly Language Programming, Micro controller, Embedded Systems, Circuit Design and Tools, Consumer Electronics, Entrepreneurship and Industrial Management etc.)
- To Serve as a Member/Convener of various College/University Level Portfolios. Currently Part of Following College Level Committees - DTE-MIS Committee, Campus Network Administration Committee, KCG Finishing School Programme Committee, SSIP - Students Startup and Innovation Policy Committee.
- o To guide Students for Innovative Projects.
- o To Serve as an academic adviser to the students.

• Electronics and Communication Engineer (Jul'15 - Oct'16)

(TEXEG India Private Limited)

- o Test Setup, Data Collection, Data Analysis and Reports generation of ongoing Projects.
- Designing and Tuning Controller (PID, PI, Fuzzy logic controller) using 'Control System Toolbox -MATLAB' and other related tools.
- o Design, develop, code, test and debug system firmware.
- o Design, develop, test, and troubleshooting system hardware.
- o Providing complete embedded solution needed by all the ongoing Projects and product development.
- Providing electronics support to the Project Team (Mechanical) for ongoing Project Operations. This project was done as work for final year degree project.

ACADEMIC DETAILS				
Examination	University	Institute	Year	CPI/%
Post Graduate Specialization:	Communication Systems Engineering			
Post Graduation	GTU, Ahmedabad	LDCE, A'bad	2015	8.04
UnderGraduate Specialization:	Electronics and Communication Engineering			
Graduation	GTU, Ahmedabad	SALITER, A'bad	2013	7.28

FIELDS OF INTEREST

• Computers | Networks | Embedded | IOT | Linux | Python | R | Data | Pattern | CV | ML | DL | Music | Yoga

TECHNICAL SKILLS

- Languages (C, C++, Python, Verilog, VHDL, Matlab, Python, Shell, R, Languages (C, C++, Python, Verilog, VHDL, Matlab, Python, Shell, R, Languages (C, C++, Python, Verilog, VHDL, Matlab, Python, Shell, R, Languages (C, C++, Python, Verilog, VHDL, Matlab, Python, Shell, R, Languages (C, C++, Python, Verilog, VHDL, Matlab, Python, Shell, R, Languages (C, C++, Python, Verilog, VHDL, Matlab, Python, Shell, R, Languages (C, C++, Python, Verilog, VHDL, Matlab, Python, Shell, R, Languages (C, C++, Python, Verilog, VHDL, Matlab, Python, Shell, R, Languages (C, C++, P
- CAD Tools (OrCAD, eagle CAD, Altium Designer),
- Tools (Matlab, Xilinx, Proteus, Multisim, OpenCV, Cisco Packet Tracer, GNS3, Wireshark, IntelliJ, Eclipse, VSCode, Keil, STM32Cube, MPLab, AVR Studio, Rstudio)
- MCUs (8051, ARM, Arduino, STM8, STM32, Raspberry Pi)
- OS (DOS, MS Windows, Android, Linux Arch Linux, Fedora, Debian, CentOS, OpenSUSE, Manjaro)

MAJOR PROJECTS AND SEMINAR

• FPGA Implementation of Image Steganography (Dissertation Project)

(Guide:Prof. Priti Muliya and Ashish Purani, Jun'14 - Jun'15)

In this work, we review recent developments in the field of steganography keeping real time covert
communication applications in mind. We then propose a micro-architecture to transform the existing
one of most successful Steganographic technique, Yet Another Steganographic Scheme (YASS) to the
hardware platform for satisfying the current Steganographic application needs. This hardware will be
able to resist the Self-calibration based blind Steganalysis attacks, which are the most successful attacks
in breaking any Steganographic technique till now.

• Wireless Data Acquisition System (B.E. Project)

(Guide: Prof. Shyamal Pampattivar, Jan'13 - Jun'13)

o This project was done as work for final year degree project.

STRENGTHS

• Positive Attitude, Social Interaction, Hardworking.

INTEREST AND HOBBIES

- Yoga Practising and Teaching.
- Blogging.