

Subject Name Solutions

4341101 – Summer 2024

Semester 1 Study Material

Detailed Solutions and Explanations


Question 1(a) [3 marks]

Describe any one Port Configuration of 8051 Microcontroller.

Solution

Configuration	Description
Port 0	Dual-purpose port - 8-bit open drain bidirectional I/O port and multiplexed low address/data bus. External pull-up resistors required for I/O functions.

Diagram:



Mnemonic

“PORT 0-PLAD” (Port 0 needs Pull-ups, works as Latch/Address/Data)


Question 1(b) [4 marks]

Illustrate Microprocessor Architecture.

Solution

Component	Function
ALU	Performs arithmetic and logical operations
Registers	Temporary storage for data and addresses
Control Unit	Directs operation of processor and data flow
Buses	Pathways for data transfer (address, data, control)

Diagram:



Mnemonic

“RABC” - “Registers, ALU, Buses, Control”


Question 1(c) [7 marks]

Compare Von Neumann & Harvard architecture.

Solution

Feature	Von Neumann Architecture	Harvard Architecture
Memory Buses	Single memory bus for instructions and data	Separate buses for program and data memory
Execution	Sequential execution	Parallel fetch and execute possible
Speed	Slower due to bus bottleneck	Faster due to simultaneous access
Memory Access	Single memory space	Separate memory spaces
Complexity	Simpler design	More complex design
Applications	General-purpose computing	DSP, microcontrollers, embedded systems
Examples	Most PCs, 8085, 8086	8051, PIC, ARM Cortex-M

Diagram:



Mnemonic

“Harvard Has Separate Streets” (Harvard Has Separate memory paths)

Mnemonic

“Harvard Has Separate Streets” (Harvard Has Separate memory paths)

Question 1(c OR) [7 marks]

Define RISC, CISC, Opcode, Operand, Instruction Cycle, Machine Cycle, and T State.

Solution	
Term	Definition
RISC	Reduced Instruction Set Computer - architecture with simple instructions optimized for speed
CISC	Complex Instruction Set Computer - architecture with complex, powerful instructions
Opcode	Operation Code - part of instruction that specifies operation to be performed
Operand	Data value or address used in operation
Instruction Cycle	Complete process to fetch, decode and execute an instruction
Machine Cycle	Basic operation like memory read/write (subset of instruction cycle)
T-State	Time state - smallest unit of time in processor operation (clock period)

Term	Definition
RISC	Reduced Instruction Set Computer - architecture with simple instructions optimized for speed
CISC	Complex Instruction Set Computer - architecture with complex, powerful instructions
Opcode	Operation Code - part of instruction that specifies operation to be performed
Operand	Data value or address used in operation
Instruction Cycle	Complete process to fetch, decode and execute an instruction
Machine Cycle	Basic operation like memory read/write (subset of instruction cycle)
T-State	Time state - smallest unit of time in processor operation (clock period)

Term	Definition
RISC	Reduced Instruction Set Computer - architecture with simple instructions optimized for speed
CISC	Complex Instruction Set Computer - architecture with complex, powerful instructions
Opcode	Operation Code - part of instruction that specifies operation to be performed
Operand	Data value or address used in operation
Instruction Cycle	Complete process to fetch, decode and execute an instruction
Machine Cycle	Basic operation like memory read/write (subset of instruction cycle)
T-State	Time state - smallest unit of time in processor operation (clock period)

Term	Definition
RISC	Reduced Instruction Set Computer - architecture with simple instructions optimized for speed
CISC	Complex Instruction Set Computer - architecture with complex, powerful instructions
Opcode	Operation Code - part of instruction that specifies operation to be performed
Operand	Data value or address used in operation
Instruction Cycle	Complete process to fetch, decode and execute an instruction
Machine Cycle	Basic operation like memory read/write (subset of instruction cycle)
T-State	Time state - smallest unit of time in processor operation (clock period)

Term	Definition
RISC	Reduced Instruction Set Computer - architecture with simple instructions optimized for speed
CISC	Complex Instruction Set Computer - architecture with complex, powerful instructions
Opcode	Operation Code - part of instruction that specifies operation to be performed
Operand	Data value or address used in operation
Instruction Cycle	Complete process to fetch, decode and execute an instruction
Machine Cycle	Basic operation like memory read/write (subset of instruction cycle)
T-State	Time state - smallest unit of time in processor operation (clock period)

Term	Definition
RISC	Reduced Instruction Set Computer - architecture with simple instructions optimized for speed
CISC	Complex Instruction Set Computer - architecture with complex, powerful instructions
Opcode	Operation Code - part of instruction that specifies operation to be performed
Operand	Data value or address used in operation
Instruction Cycle	Complete process to fetch, decode and execute an instruction
Machine Cycle	Basic operation like memory read/write (subset of instruction cycle)
T-State	Time state - smallest unit of time in processor operation (clock period)

Solution	
Term	Definition
RISC	Reduced Instruction Set Computer - architecture with simple instructions optimized for speed
CISC	Complex Instruction Set Computer - architecture with complex, powerful instructions
Opcode	Operation Code - part of instruction that specifies operation to be performed
Operand	Data value or address used in operation
Instruction Cycle	Complete process to fetch, decode and execute an instruction
Machine Cycle	Basic operation like memory read/write (subset of instruction cycle)
T-State	Time state - smallest unit of time in processor operation (clock period)

Mnemonic
“RICO ITEM” (RISC, CISC, Opcode, Instruction cycle, T-state, Execute, Machine cycle)

Mnemonic
“RICO ITEM” (RISC, CISC, Opcode, Instruction cycle, T-state, Execute, Machine cycle)

Question 2(a) [3 marks]

Define Data bus, Address bus and Control bus.

Solution	
Bus Type	Definition
Data Bus	Bidirectional pathway that transfers actual data between microprocessor and peripheral devices
Address Bus	Unidirectional pathway that carries memory/IO device locations to be accessed
Control Bus	Group of signal lines that coordinate and synchronize all system operations

Solution	
Bus Type	Definition
Data Bus	Bidirectional pathway that transfers actual data between microprocessor and peripheral devices
Address Bus	Unidirectional pathway that carries memory/IO device locations to be accessed
Control Bus	Group of signal lines that coordinate and synchronize all system operations

[illegible]

Mnemonic

“ADC” - “Address finds location, Data carries information, Control coordinates operations”

Mnemonic

“ADC” - “Address finds location, Data carries information, Control coordinates operations”

Question 2(b) [4 marks]

Compare Microprocessor and Microcontroller.

Solution		
Feature	Microprocessor	Microcontroller
Definition	CPU on a single chip	Complete computer system on a chip
Memory	External RAM/ROM needed	Built-in RAM/ROM
I/O Ports	Limited or none on-chip	Multiple I/O ports on-chip
Peripherals	External peripherals needed	Built-in peripherals (timers, ADC, etc.)
Applications	General computing, PCs	Embedded systems, IoT devices
Cost	Higher for complete system	Lower (all-in-one solution)
Power Consumption	Higher	Lower

Solution		
Feature	Microprocessor	Microcontroller
Definition	CPU on a single chip	Complete computer system on a chip
Memory	External RAM/ROM needed	Built-in RAM/ROM
I/O Ports	Limited or none on-chip	Multiple I/O ports on-chip
Peripherals	External peripherals needed	Built-in peripherals (timers, ADC, etc.)
Applications	General computing, PCs	Embedded systems, IoT devices
Cost	Higher for complete system	Lower (all-in-one solution)
Power Consumption	Higher	Lower

Mnemonic
“MEMI-CAP” (Memory external/internal, Cost, Applications, Peripherals)

Mnemonic
“MEMI-CAP” (Memory external/internal, Cost, Applications, Peripherals)

Question 2(c) [7 marks]

Sketch and explain 8085 block diagram.

Solution

Diagram:

```

graph LR
    CPU[8085 CPU]
    REG[REGISTER]
    ARR[ARRAY]
    SP[SP, PC]
    WZ[W, Z(Temp)]
    TIM[TIMING & CONTROL]
    INST[Instruction]
    DEC[Decoder]
    INT[Interrupt]
    CON[Control]

    CPU --- REG
    CPU --- ARR
    CPU --- SP
    CPU --- WZ
    CPU --- TIM
    CPU --- INST
    CPU --- DEC
    CPU --- INT
    CPU --- CON
  
```


Solution

Diagram:

```

graph LR
    subgraph "8085 CPU"
        direction TB
        RF[Register File] --- TC[Timing & Control]
        TC --- ID[Instruction Decoder]
        ID --- IL[Interrupt Logic]
        IL --- CL[Control Logic]
        
        RF --> A[A, Flags]
        RF --> BCD[E, H, L]
        RF --> SP[Stack Pointer]
        RF --> WZ[W, Z Temp]
        
        TC --> TIMING[Timing]
        TC --> CONTROL[Control]
        
        ID --> INSTR[Instruction]
        ID --> DECODE[Decoder]
        
        IL --> INT[Interrupt]
        
        CL --> CTRL[Control]
    end
    
    A --- AB[Address Bus]
    D --- DB[Data Bus]
    BCD --- SS[Status Signals]
    SP --- SP_EXT[Serial Port]
    WZ --- TEMP[Temperature Sensor]
    
    RF --- REG_ARRAY[REGISTER ARRAY]
    TC --- TIM_ARRAY[TIMING & CONTROL ARRAY]
    ID --- INSTR_ARRAY[INSTRUCTION DECODER]
    IL --- INT_ARRAY[INTERCEPT]
    CL --- CTRL_ARRAY[CONTROL]
    
    REG_ARRAY --- REG_DEC[+{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}]
    TIM_ARRAY --- TIM_DEC[+{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}]
    INSTR_ARRAY --- INSTR_DEC[+{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}]
    INT_ARRAY --- INT_DEC[+{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}]
    CTRL_ARRAY --- CTRL_DEC[+{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}]
    
    REG_DEC --- REG_OUT[+]
    TIM_DEC --- TIM_OUT[+]
    INSTR_DEC --- INSTR_OUT[+]
    INT_DEC --- INT_OUT[+]
    CTRL_DEC --- CTRL_OUT[+]
    
    REG_OUT --- REG_IN[-]
    TIM_OUT --- TIM_IN[-]
    INSTR_OUT --- INSTR_IN[-]
    INT_OUT --- INT_IN[-]
    CTRL_OUT --- CTRL_IN[-]
    
    REG_IN --- REG_ARRAY
    TIM_IN --- TIM_ARRAY
    INSTR_IN --- INSTR_ARRAY
    INT_IN --- INT_ARRAY
    CTRL_IN --- CTRL_ARRAY
  
```

[illegible]



Main Components:

- **Register Array:** A (Accumulator), Flags, B-L, SP, PC, temp registers
- **ALU:** Performs arithmetic and logical operations
- **Timing & Control:** Generates control signals, handles interrupts
- **Bus Interface:** Connects CPU to external devices
- **Internal Data Bus:** Links internal components

Mnemonic

“RATBI” - “Registers, ALU, Timing, Buses, Interface”


Question 2(a OR) [3 marks]

Explain Accumulator, Program Counter and Stack Pointer.

Solution

Register	Function
Accumulator (A)	8-bit register that stores results of arithmetic and logical operations
Program Counter (PC)	16-bit register that holds address of next instruction to be executed
Stack Pointer (SP)	16-bit register that points to current top of stack in memory

Diagram:



Mnemonic
“APS” - “Accumulator Processes, PC Predicts, SP Stacks”


Mnemonic
“APS” - “Accumulator Processes, PC Predicts, SP Stacks”

Question 2(b OR) [4 marks]

Sketch and explain Demultiplexing of Address bus and data bus.

Solution

Diagram:



Process:

1. **Multiplexing:** AD0-AD7 pins share address and data signals to reduce pin count.

1. **Multiplexing:** AD0-AD7 pins share address and data signals to reduce pin count
2. **Demultiplexing Steps:**
 - CPU places address on AD0-AD7 pins
 - ALE (Address Latch Enable) signal goes HIGH
 - External latch (74LS373) captures lower address bits
 - ALE goes LOW, latching the address
 - AD0-AD7 pins now carry data

Mnemonic

“ALAD” - “ALE Active, Latch Address, After Data”

Question 2(c OR) [7 marks]

List any seven features of 8085.

Solution

Feature	Description
8-bit Data Bus	Transfers 8 bits of data in parallel
16-bit Address Bus	Can address up to 64KB of memory (2^{16})
Hardware Interrupts	5 hardware interrupts (TRAP, RST 7.5, 6.5, 5.5, INTR)
Serial I/O	SID and SOD pins for serial communication
Clock Generation	On-chip clock generator with crystal
Instruction Set	74 operation codes generating 246 instructions
Register Set	Six 8-bit registers (B,C,D,E,H,L), accumulator, flags, SP, PC


[illegible]

Mnemonic

“CHAIRS” - “Clock, Hardware interrupts, Address bus, Instruction set, Registers, Serial I/O”

Solution

Mode 1: 16-bit Timer/Counter	
Feature	Description
Timer Structure	16-bit timer using THx and TLx registers
Operation	Counts from 0000H to FFFFH, then sets TF flag
Counter Size	Full 16-bit counter ($2^{16} = 65,536$ counts)
Registers	THx (high byte) and TLx (low byte)



Mnemonic

“MOGC” - “Mode 1 uses Overflow detection, Gate control, Complete 16-bits”

Question 3(b) [4 marks]

State function of ALE, PSEN, RESET and TXD pin for 8051.

Solution

Pin	Function
ALE	Address Latch Enable - Provides control signal to latch low byte of address from port 0
PSEN	Program Store Enable - Read strobe for external program memory access
RESET	Reset input - Forces CPU to initial state when held HIGH for 2 machine cycles
TXD	Transmit Data - Serial port output pin for serial data transmission

Diagram:

[illegible]

Mnemonic

“APTR” - “Address latch, Program store, Total reset, tRansmit data”


Question 3(c) [7 marks]

Explain functions of each block of 8051 Microcontroller.

Solution

Block	Function
CPU	8-bit processor that fetches and executes instructions
Memory	4KB internal ROM and 128 bytes of internal RAM
I/O Ports	Four 8-bit bidirectional I/O ports (P0-P3)
Timers/Counters	Two 16-bit timers/counters for timing and counting
Serial Port	Full-duplex UART for serial communication
Interrupts	Five interrupt sources with two priority levels
Clock Circuit	Provides timing for all operations

Diagram:



Mnemonic

“CRIMSON” - “CPU, RAM/ROM, I/O, Memory, Serial port, Oscillator, iNterrupts”

Question 3(a OR) [3 marks]


Illustrate any one Serial Communication Mode of 8051.

Solution

Mode 1: 8-bit UART

Feature	Description
Format	10 bits (start bit, 8 data bits, stop bit)
Baud Rate	Variable, determined by Timer 1
Data Direction	Full-duplex (simultaneous transmit and receive)
Pins Used	TXD (P3.1) for transmit, RXD (P3.0) for receive

Diagram:



Mnemonic

“FADS” - “Format 10-bit, Auto baud from Timer 1, Duplex mode, Standard UART”

Mnemonic

“FADS” - “Format 10-bit, Auto baud from Timer 1, Duplex mode, Standard UART”

Question 3(b OR) [4 marks]

State function of RXD, INT0, T0 and PROG pin for 8051.

Solution

Pin	Function
RXD (P3.0)	Receive Data - Serial port input pin for serial data reception
INT0 (P3.2)	External Interrupt 0 - Input that can trigger external interrupt
T0 (P3.4)	Timer 0 - External count input for Timer/Counter 0
PROG (EA)	Program Enable - When LOW, forces CPU to fetch code from external memory

Diagram:

The diagram illustrates the pin functions of the 8051 microcontroller. It shows a central 8051 chip with four pins connected to external components:

- RXD (P3.0):** Connected to the RXD pin of the 8051.
- INT0 (P3.2):** Connected to the INT0 pin of the 8051.
- T0 (P3.4):** Connected to the T0 pin of the 8051.
- PROG (EA):** Connected to the PROG pin of the 8051.

The diagram also shows the internal connections of the 8051 chip, including the RXD, INT0, T0, and PROG pins, and the external components connected to them.

Pin	Function
RXD (P3.0)	Receive Data - Serial port input pin for serial data reception
INT0 (P3.2)	External Interrupt 0 - Input that can trigger external interrupt
T0 (P3.4)	Timer 0 - External count input for Timer/Counter 0
PROG (EA)	Program Enable - When LOW, forces CPU to fetch code from external memory

Diagram:

The diagram illustrates the pin functions of the 8051 microcontroller. It shows a central 8051 chip with four pins connected to external components:

- RXD (P3.0):** Connected to the RXD pin of the 8051.
- INT0 (P3.2):** Connected to the INT0 pin of the 8051.
- T0 (P3.4):** Connected to the T0 pin of the 8051.
- PROG (EA):** Connected to the PROG pin of the 8051.

The diagram also shows the internal connections of the 8051 chip, including the RXD, INT0, T0, and PROG pins, and the external components connected to them.

Pin	Function
RXD (P3.0)	Receive Data - Serial port input pin for serial data reception
INT0 (P3.2)	External Interrupt 0 - Input that can trigger external interrupt
T0 (P3.4)	Timer 0 - External count input for Timer/Counter 0
PROG (EA)	Program Enable - When LOW, forces CPU to fetch code from external memory

Diagram:

The diagram illustrates the pin functions of the 8051 microcontroller. It shows a central 8051 chip with four pins connected to external components:

- RXD (P3.0):** Connected to the RXD pin of the 8051.
- INT0 (P3.2):** Connected to the INT0 pin of the 8051.
- T0 (P3.4):** Connected to the T0 pin of the 8051.
- PROG (EA):** Connected to the PROG pin of the 8051.

The diagram also shows the internal connections of the 8051 chip, including the RXD, INT0, T0, and PROG pins, and the external components connected to them.

Pin	Function
RXD (P3.0)	Receive Data - Serial port input pin for serial data reception
INT0 (P3.2)	External Interrupt 0 - Input that can trigger external interrupt
T0 (P3.4)	Timer 0 - External count input for Timer/Counter 0
PROG (EA)	Program Enable - When LOW, forces CPU to fetch code from external memory

Diagram:

The diagram illustrates the pin functions of the 8051 microcontroller. It shows a central 8051 chip with four pins connected to external components:

- RXD (P3.0):** Connected to the RXD pin of the 8051.
- INT0 (P3.2):** Connected to the INT0 pin of the 8051.
- T0 (P3.4):** Connected to the T0 pin of the 8051.
- PROG (EA):** Connected to the PROG pin of the 8051.

The diagram also shows the internal connections of the 8051 chip, including the RXD, INT0, T0, and PROG pins, and the external components connected to them.

Mnemonic

“RIPE” - “Receive data, Interrupt trigger, Pulse counting, External memory”

Mnemonic

“RIPE” - “Receive data, Interrupt trigger, Pulse counting, External memory”

Question 3(c OR) [7 marks]

Describe ALU, PC, DPTR, RS0, RS1, Internal RAM and Internal ROM of 8051.

Solution

Component	Description
ALU	Arithmetic Logic Unit - Performs math and logical operations
PC	Program Counter - 16-bit register that points to next instruction
DPTR	Data Pointer - 16-bit register (DPH+DPL) for external memory addressing
RS0, RS1	Register Bank Select bits in PSW - Select one of four register banks
Internal RAM	128 bytes on-chip RAM (00H-7FH) for variables and stack
Internal ROM	4KB on-chip ROM (0000H-0FFFH) for program storage

Mnemonic

“RIDDIB” - “Register, Immediate, Direct, Data indirect, Indexed, Bit”

Mnemonic

“RIDDIB” - “Register, Immediate, Direct, Data indirect, Indexed, Bit”

Question 4(a OR) [3 marks]

Develop an Assembly language program to multiply 08H and 02H.

Solution

```
MOV A, \#08H    ; Load first number 08H into accumulator
MOV B, \#02H    ; Load second number 02H into B register
MUL AB          ; Multiply A and B (B:A = result)
MOV R0, A       ; Store low{-byte result in R0 (10H)}
MOV R1, B       ; Store high{-byte result in R1 (00H)}
```

Diagram:

Before MUL AB:	After MUL AB:
+[-][-][-][-][-][-][-][-]+	+[-][-][-][-][-][-][-][-]+
A: 08H	A: 10H (08H 02H = 10H)
+[-][-][-][-][-][-][-][-]+	+[-][-][-][-][-][-][-][-]+
+[-][-][-][-][-][-][-][-]+	+[-][-][-][-][-][-][-][-]+
B: 02H	B: 00H (High byte = 00H)
+[-][-][-][-][-][-][-][-]+	+[-][-][-][-][-][-][-][-]+

Mnemonic

“LMSR” - “Load numbers, Multiply, Store Result”

Mnemonic

“LMSR” - “Load numbers, Multiply, Store Result”

Question 4(b) [4 marks]

Develop an Assembly language program to subtract 76H from 32H.

Solution

```
MOV A, \#32H      ; Load 32H into accumulator
MOV R0, \#76H     ; Load 76H into R0
CLR C             ; Clear carry flag (borrow flag)
SUBB A, R0         ; Subtract R0 from A with borrow (32H {- 76H = BCH})
MOV R1, A          ; Store result in R1 (BCH, which represents {-44H})
```

Diagram:

+{-}{-}{-}{-}{-}{-}{-}+	+{-}{-}{-}{-}{-}{-}{-}+	+{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}
32H {- ? 76H = ? BCH (represents {-}44H)}		
+{-}{-}{-}{-}{-}{-}{-}+	+{-}{-}{-}{-}{-}{-}{-}+	+{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}

```
Calculation:
    32H = 0011 0010
    {- 76H = 0111 0110}
    {-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}}
    BCH = 1011 1100 (two's complement of 44H)
```

Mnemonic

“LESS” - “Load first number, Enable borrow (CLR C), Subtract, Store”

Mnemonic


“LESS” - “Load first number, Enable borrow (CLR C), Subtract, Store”

Question 4(c) [7 marks]

List types of instruction set. Explain any three with one example.

Solution

Diagram:



Components:

- 8051 microcontroller
- Four LEDs
- Four current limiting resistors (220Ω)
- Power supply

Mnemonic


“PALS” - “Port pins, Active-low control, LEDs, Simple circuit”


Question 5(b) [4 marks]

Sketch interfacing of 7 segment LED with 8051 Microcontroller.

Solution

Diagram:





Components:

- 8051 microcontroller
- 7-segment LED display (common cathode)
- Seven current limiting resistors (not shown)
- Power supply

Code Example:

```
; Define segment patterns for digits 0{9}
DIGITS: DB 3FH, 06H, 5BH, 4FH, 66H, 6DH, 7DH, 07H, 7FH, 6FH

; Display digit 5
MOV A, \#6DH      ; Segment pattern for 5
MOV P1, A          ; Send to port P1
```

Mnemonic


“SPACE-7” - “Seven Pins, Active segments, Common ground, Easy display”

Question 5(c) [7 marks]

Explain interfacing of DAC with 8051 Microcontroller and write necessary program.

Solution

Diagram:



Components:

- 8051 microcontroller
- DAC0808 (8-bit digital-to-analog converter)
- Operational amplifier for output buffering
- RC filter for smoothing
- Power supply

Connections:

- P1.0-P1.7 → D0 – D7 (8-bit digital input)
- P3.0 → CS (Chip Select)

Program for generating a sawtooth wave:

- Port pins read LOW (0) when switch pressed

Mnemonic


“PIPS” - “Pull-ups, Input pins, Press for zero, Switches”

Question 5(b) [4 marks]

Sketch interfacing of Stepper motor with 8051 Microcontroller.

Solution

Diagram:



Components:

- 8051 microcontroller
- ULN2003 driver IC
- Stepper motor (4-phase)
- Power supply

Excitation Sequence:

Step	P1.3 (D)	P1.2 (C)	P1.1 (B)	P1.0 (A)	Hex Value
1	0	0	0	1	01H
2	0	0	1	0	02H
3	0	1	0	0	04H
4	1	0	0	0	08H

Mnemonic


“CUPS” - “Controller outputs sequence, ULN2003 amplifies, Phases energized, Stepping motion”

Question 5(c) [7 marks]

Explain interfacing of ADC with 8051 Microcontroller and write necessary program.

Solution

Diagram:



```

      |           |           |           |
VREF/2{-}{-}{-}|           |           |           |}
      |           |           | 8051 |           |}
+5V{-}{-}{-}{-}{-}{-}{-}|Vcc           |           |}
      |           |{-}{-}{-}{-}{-}{-}{-}CS{-}{-}{-}{-}{-}| P3.0 |}
GND{-}{-}{-}{-}{-}{-}{-}|GND           |           |}
      |           |{-}{-}{-}{-}{-}{-}{-}RD{-}{-}{-}{-}{-}| P3.1 |}
+5V{-}{-}{-}{-}{-}{-}{-}|INTR           |           |}
      |           |{-}{-}{-}{-}{-}{-}{-}WR{-}{-}{-}{-}{-}| P3.2 |}
      +{-}{-}{-}{-}{-}{-}{-}+           +{-}{-}{-}{-}{-}{-}{-}+

```

Components:

- 8051 microcontroller
- ADC0804 (8-bit analog-to-digital converter)
- Reference voltage source
- Input conditioning circuit (not shown)

Connections:

- P1.0-P1.7 \leftarrow D0 – D7 (8 – bit digital output from ADC)
- P3.0 \rightarrow CS (Chip Select)
- P3.1 \rightarrow RD (Read)
- P3.2 \rightarrow WR (Write)

Program for reading analog input:

```

START:  MOV P1, \#0FFH      ; Configure P1 as input port

READ:   CLR P3.0            ; Enable ADC (CS = 0)
        CLR P3.2            ; Start conversion (WR = 0)
        NOP                 ; Small delay
        NOP
        SETB P3.2           ; WR = 1

WAIT:   JB P3.3, WAIT       ; Wait for conversion (INTR = 0)

        CLR P3.1            ; RD = 0 to read data
        MOV A, P1           ; Read converted value
        SETB P3.1           ; RD = 1
        SETB P3.0           ; Disable ADC (CS = 1)

PROCESS:                ; Process the data as needed
        ; Example: Store in R0
        MOV R0, A

        SJMP READ           ; Repeat for continuous conversion

```

Working Principle:

1. Controller sends start conversion signal
2. ADC converts analog input to 8-bit digital value
3. Controller reads digital value after conversion complete
4. Program processes the digital value as required

Mnemonic

“CARSW” - “Convert Analog, Read Digital, Start conversion, Wait for completion”