

# Subject Name Solutions

4353206 – Summer 2025

Semester 1 Study Material


## Detailed Solutions and Explanations

Question 1(a) [3 marks]

Draw neat labeled diagram of physical structure of n-channel MOSFET.

## Solution

Diagram:



### Key Components:

- **Source:** n+ doped region providing electrons
- **Drain:** n+ doped region collecting electrons
- **Gate:** Metal electrode controlling channel
- **Oxide:** SiO<sub>2</sub> insulating layer
- **Substrate:** p-type silicon body

### Mnemonic


“SOGD - Source, Oxide, Gate, Drain”

Question 1(b) [4 marks]

Draw energy band diagram of depletion and inversion of MOS under external bias with MOS biasing diagram. Explain inversion region in detail.

## Solution

### MOS Biasing Circuit:



### Energy Band Diagrams:

Bias Condition	Energy Band Behavior
<b>Depletion</b>	Bands bend upward, holes depleted
<b>Inversion</b>	Strong band bending, electron channel forms

#### Inversion Region Details:

- **Strong inversion:**  $V_G > V_T$  (threshold voltage)
- **Electron channel:** Forms at Si-SiO<sub>2</sub> interface
- **Channel conductivity:** Increases with gate voltage
- **Threshold condition:** Surface potential =  $2\phi_F$

#### Mnemonic

“DIVE - Depletion, Inversion, Voltage, Electrons”

### Question 1(c) [7 marks]


Explain I-V characteristics of MOSFET.

#### Solution

##### I-V Characteristic Regions:

Region	Condition	Drain Current
<b>Cutoff</b>	$V_{GS} < V_T$	$I_D \approx 0$
<b>Linear</b>	$V_{GS} > V_T, V_{DS} < V_{GS} - V_T$	$I_D = \frac{nC_{ox}(W/L)}{2} [(V_{GS} - V_T)V_{DS} - V_{DS}^2/2]$
<b>Saturation</b>	$V_{GS} > V_T, V_{DS} \geq V_{GS} - V_T$	$I_D = \frac{nC_{ox}}{2} (W/L) (V_{GS} - V_T)^2$

##### Characteristic Curve:



##### Key Parameters:

- **n:** Electron mobility
- **Cox:** Gate oxide capacitance
- **W/L:** Width to length ratio
- **VT:** Threshold voltage

##### Operating Modes:

- **Enhancement:** Channel forms with positive VGS
- **Square law:** Saturation region follows quadratic relationship

#### Mnemonic

“CLS - Cutoff, Linear, Saturation”

### Question 1(c) OR [7 marks]

Define scaling. Explain the need of scaling. List and explain the negative effects of scaling.

## Solution

**Definition:** Scaling is the systematic reduction of MOSFET dimensions to improve performance and density.  
**Need for Scaling:**

Benefit	Description
<b>Higher Density</b>	More transistors per chip area
<b>Faster Speed</b>	Reduced gate delays
<b>Lower Power</b>	Decreased switching energy
<b>Cost Reduction</b>	More chips per wafer

**Scaling Types:**

Type	Gate Length	Supply Voltage	Oxide Thickness
<b>Constant Voltage</b>	↓	Constant	↓
<b>Constant Field</b>	↓	↓	↓

**Negative Effects:**

- **Short channel effects:** Threshold voltage roll-off
- **Hot carrier effects:** Device degradation
- **Gate leakage:** Increased tunneling current
- **Process variations:** Manufacturing challenges
- **Power density:** Heat dissipation issues

## Mnemonic


“SHGPP - Short channel, Hot carrier, Gate leakage, Process, Power”

## Question 2(a) [3 marks]

Implement  $Y' = (AB' + A'B)$  using CMOS.

## Solution

**Logic Analysis:**  $Y' = (AB' + A'B) = A \oplus B$  (*XOR function*)  
**CMOS Implementation:**



**Truth Table:**

A	B	AB'	A'B	Y'
0	0	0	0	1
0	1	0	1	0
1	0	1	0	0
1	1	0	0	1

### Mnemonic

“XOR needs complementary switching”

### Question 2(b) [4 marks]

Explain enhancement load inverter with its circuit diagrams.

#### Solution

##### Circuit Diagram:

```
1  VDD
2  |
3  +---o VG2
4  |
5  +---+ Enhancement
6  |ME | Load
7  +---+
8  |
9  +---o Vout
10 |
11 +---+
12 |MD | Driver
13 +---+
14 |
15 GND
16 |
17 +---o Vin
```

##### Configuration:

Component	Type	Connection
<b>Load (ME)</b>	Enhancement NMOS	Gate connected to VDD
<b>Driver (MD)</b>	Enhancement NMOS	Gate is input

##### Operation:

- **Load transistor:** Acts as active load resistor
- **High output:** Limited by  $V_T$  of load transistor
- **Low output:** Depends on driver strength
- **Disadvantage:** Poor  $V_{OH}$  due to threshold drop

##### Transfer Characteristics:

- **$V_{OH}$ :**  $V_{DD} - V_T$  (degraded high level)
- **$V_{OL}$ :** Close to ground potential
- **Noise margin:** Reduced due to threshold loss

### Mnemonic

“ELI - Enhancement Load Inverter has threshold Issues”

### Question 2(c) [7 marks]

Explain Voltage Transfer Characteristic of inverter.


#### Solution

##### VTC Parameters:

Parameter	Description	Ideal Value
<b><math>V_{OH}</math></b>	Output High Voltage	$V_{DD}$
<b><math>V_{OL}</math></b>	Output Low Voltage	0V
<b><math>V_{IH}</math></b>	Input High Voltage	$V_{DD}/2$

<b>VIL</b>	Input Low Voltage	$VDD/2$
<b>VM</b>	Switching Threshold	$VDD/2$

### VTC Curve:



### Noise Margins:

- $NMH = VOH - VIH$  (High noise margin)
- $NML = VIL - VOL$  (Low noise margin)

### Regions:

- **Region 1:** Input low, output high
- **Region 2:** Transition region
- **Region 3:** Input high, output low

### Quality Metrics:

- **Sharp transition:** Better noise immunity
- **Symmetric switching:**  $VM = VDD/2$
- **Full swing:**  $VOH = VDD, VOL = 0$

### Mnemonic


“VTC shows VOICE - VOH, VOL, Input thresholds, Characteristics, Everything”

## Question 2(a) OR [3 marks]

Explain NAND2 gate using CMOS.

### Solution

#### CMOS NAND2 Circuit:



### Truth Table:

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

#### Operation:

- **PMOS network:** Parallel connection (pull-up)
- **NMOS network:** Series connection (pull-down)
- **Output low:** Only when both inputs high

#### Mnemonic

“NAND - Not AND, Parallel PMOS, Series NMOS”

### Question 2(b) OR [4 marks]

Explain operating mode and VTC of Resistive load inverter circuit.

#### Solution

##### Circuit Configuration:

```

1  VDD
2  |
3  R (Load Resistor)
4  |
5  +---o Vout
6  |
7  +---+
8  |MN | NMOS Driver
9  +---+
10 |
11 GND
12 |
13 +---o Vin

```

##### Operating Modes:

Input State	NMOS State	Output
<b>V<sub>in</sub> = 0</b>	OFF	V <sub>OH</sub> = VDD
<b>V<sub>in</sub> = VDD</b>	ON	V <sub>OL</sub> = $R \cdot I_D / (R + R_{DS})$

##### VTC Characteristics:

- **V<sub>OH</sub>:** Excellent (VDD)
- **V<sub>OL</sub>:** Depends on R and R<sub>DS</sub> ratio
- **Power consumption:** Static current when input high
- **Transition:** Gradual due to resistive load

##### Design Trade-offs:

- **Large R:** Better V<sub>OL</sub>, slower switching
- **Small R:** Faster switching, higher power
- **Area:** Resistor occupies significant space

#### Mnemonic

“RLI - Resistive Load has Inevitable power consumption”

Question 2(c) OR [7 marks]

Draw CMOS inverter and explain its operation with VTC.

Solution

CMOS Inverter Circuit:

1VDD

2|

3+--+

4|MP | PMOS

5+---+

6|

7+---o Vout

8|

9+--+

10|MN | NMOS

11+---+

12|

13GND

14|

15+---o Vin

Operation Regions:

Vin Range	PMOS	NMOS	Vout	Region
0 to VTN	ON	OFF	VDD	1
**VTN to VDD-	VTP	**	ON	ON
**VDD-	VTP	to VDD**	OFF	ON

VTC Analysis:

1Vout

2|

3VDD+

4| \

5| \

6| \

7VM+

8| \

9| \

100

11+---> Vin

12VTN VM VTP VDD

Key Features:

- **Zero static power:** No DC current path
- **Full swing:** VOH = VDD, VOL = 0V
- **High noise margins:** NMH = NML ≈ 0.4VDD
- **Sharp transition:** High gain in transition region

Design Considerations:

- **ratio:** N/ P for symmetric switching
- **Threshold matching:** VTN ≈ |VTP|preferred

Mnemonic

“CMOS has Zero Static Power with Full Swing”


Question 3(a) [3 marks]

Realize Y = (A+B)C+D+E using depletion load.

## Solution

**Logic Simplification:**  $Y = (A+B)C+D+E = AC+BC+D+E$

**Depletion Load Implementation:**



**Pull-down Network:**

- **Series:** AC path and BC path
- **Parallel:** All paths connected in parallel
- **Implementation:** Requires proper transistor sizing

## Mnemonic

“Depletion Load with Parallel pull-down Paths”

## Question 3(b) [4 marks]

Write a short note on FPGA.

## Solution

**FPGA Definition:** Field Programmable Gate Array - Reconfigurable integrated circuit.

**Architecture Components:**

Component	Function
<b>CLB</b>	Configurable Logic Block
<b>IOB</b>	Input/Output Block
<b>Interconnect</b>	Routing resources
<b>Switch Matrix</b>	Connection points

**Programming Technologies:**

- **SRAM-based:** Volatile, fast reconfiguration
- **Antifuse:** Non-volatile, one-time programmable
- **Flash-based:** Non-volatile, reprogrammable

**Applications:**

- **Prototyping:** Digital system development
- **DSP:** Signal processing applications
- **Control systems:** Industrial automation
- **Communications:** Protocol implementation

**Advantages vs ASIC:**

- **Flexibility:** Reconfigurable design
- **Time-to-market:** Faster development
- **Cost:** Lower for small volumes
- **Risk:** Reduced design risk



### Mnemonic


“FPGA - Flexible Programming Gives Advantages”

### Question 3(c) [7 marks]

Draw and explain Y chart design flow.

#### Solution

##### Y-Chart Diagram:



##### Design Domains:

Domain	Levels	Description
<b>Behavioral</b>	Algorithm $\rightarrow$ RT $\rightarrow$ Boolean	What the system does
<b>Structural</b>	Processor $\rightarrow$ ALU $\rightarrow$ Gates	How system is constructed
<b>Physical</b>	Floor plan $\rightarrow$ Layout $\rightarrow$ Cells	Physical implementation

##### Design Flow Process:

- **Top-down:** Start from behavioral, move to physical
- **Bottom-up:** Build from components upward
- **Mixed approach:** Combination of both methods

##### Abstraction Levels:

- **System level:** Highest abstraction
- **RT level:** Register transfer operations
- **Gate level:** Boolean logic implementation
- **Layout level:** Physical geometry

##### Design Verification:

- **Horizontal:** Between domains at same level
- **Vertical:** Between levels in same domain

### Mnemonic

“Y-Chart: Behavioral, Structural, Physical - BSP domains”

Question 3(a) OR [3 marks]

Explain NOR2 gate using depletion load.

Solution

Depletion Load NOR2 Circuit:

1VDD

2|

3+---+ VGS=0

4|MD | Depletion

5+---+ Load

6|

7+---o Y

8|

9+---+---+

10| |

11+---+ +---+

12|nA | |nB | NMOS

13+---+ +---+ (Parallel)

14| |

15GND GND

Truth Table:

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Operation:

- Both inputs low: Both NMOS OFF, Y = VDD
- Any input high: Corresponding NMOS ON, Y = VOL
- Load transistor: Provides pull-up current

Mnemonic

“NOR with Depletion - Parallel NMOS pull-down”

Question 3(b) OR [4 marks]

Compare full custom and semi-custom design styles.

Solution

Comparison Table:

Parameter	Full Custom	Semi-Custom
Design Time	Long (6-18 months)	Short (2-6 months)
Performance	Optimal	Good
Area	Minimum	Moderate
Power	Optimized	Acceptable
Cost	High NRE	Lower NRE
Flexibility	Maximum	Limited
Risk	High	Lower

10

**Full Custom Characteristics:**

- **Every transistor:** Manually designed and placed
- **Layout optimization:** Maximum density achieved
- **Applications:** High-volume, performance-critical

**Semi-Custom Types:**

- **Gate Array:** Pre-defined transistor array
- **Standard Cell:** Library of pre-designed cells
- **FPGA:** Field programmable logic

**Design Flow Comparison:**

- **Full Custom:** Specification → *Schematic* → *Layout* → *Verification*
- **Semi-Custom:** Specification → *HDL* → *Synthesis* → *Place&Route*

**Mnemonic**


“Full Custom - Maximum control, Semi-Custom - Speed compromise”

**Question 3(c) OR [7 marks]**

Draw and explain ASIC design flow in detail.

**Solution**

ASIC Design Flow:



### Design Stages:

Stage	Description	Tools/Methods
<b>RTL Design</b>	Hardware description	Verilog/VHDL
<b>Synthesis</b>	Convert RTL to gates	Logic synthesis tools
<b>Floor Planning</b>	Chip area allocation	Floor planning tools
<b>Placement</b>	Position gates/blocks	Placement algorithms
<b>Routing</b>	Connect placed elements	Routing algorithms

### Verification Steps:

- **Functional:** RTL simulation and verification
- **Gate-level:** Post-synthesis simulation
- **Physical:** DRC, LVS, antenna checks
- **Timing:** STA for setup/hold violations

### Design Constraints:

- **Timing:** Clock frequency requirements
- **Area:** Silicon area limitations
- **Power:** Power consumption targets
- **Test:** Design for testability

### Sign-off Checks:

- **DRC:** Design Rule Check
- **LVS:** Layout Versus Schematic
- **STA:** Static Timing Analysis
- **Power:** Power integrity analysis

### Mnemonic

"ASIC flow: RTL  $\rightarrow$  *Synthesis*  $\rightarrow$  *Physical*  $\rightarrow$  *Verification*"


### Question 4(a) [3 marks]

Implement the logic function  $G = (A(D+E)+BC)$  using CMOS

### Solution

**Logic Analysis:**  $G = (A(D+E)+BC) = (AD+AE+BC)$

**CMOS Implementation:**





#### Network Configuration:

- **PMOS:** Series implementation of complement
- **NMOS:** Parallel implementation of original function

#### Mnemonic

“Complex CMOS - PMOS series, NMOS parallel”

### Question 4(b) [4 marks]

Write a Verilog code for 3 bit parity checker.

#### Solution

##### Verilog Code:

```

1 module parity_checker_3bit(
2     input [2:0] data_in,
3     output parity_even,
4     output parity_odd
5 );
6
7 // Even parity checker
8 assign parity_even = ^data_in;
9
10 // Odd parity checker
11 assign parity_odd = ~(^data_in);
12
13 // Alternative implementation
14 /*
15 assign parity_even = data_in[0] ^ data_in[1] ^ data_in[2];
16 assign parity_odd = ~(data_in[0] ^ data_in[1] ^ data_in[2]);
17 */
18
19 endmodule

```

##### Truth Table:

Input [2:0]	Number of 1s	Even Parity	Odd Parity
000	0	0	1
001	1	1	0
010	1	1	0
011	2	0	1
100	1	1	0
101	2	0	1
110	2	0	1
111	3	1	0

##### Key Features:

- **XOR reduction:**  $\wedge$ data\\_in gives even parity
- **Complement:**  $\sim(\wedge$ data\\_in) gives odd parity

#### Mnemonic

“Parity Check: XOR all bits”


### Question 4(c) [7 marks]

Implement: 1)  $G = (AD + BC + EF)$  using CMOS [3 marks] 2)  $Y' = (ABCD + EF(G+H) + J)$  using CMOS [4 marks]

#### Solution

**Part 1:  $G = (AD + BC + EF)$  [3 marks]**

CMOS Circuit:



**Part 2:  $Y' = (ABCD + EF(G+H) + J)$  [4 marks]**

This requires a complex implementation with multiple stages:

**Stage 1:** Implement  $(G+H)$  **Stage 2:** Implement  $EF(G+H)$

**Stage 3:** Combine all terms

**Simplified approach using transmission gates and multiple stages would be more practical for this complex function.**

#### Mnemonic

“Complex functions need staged implementation”

### Question 4(a) OR [3 marks]


Explain AOI logic with example.


#### Solution

**AOI Definition:** AND-OR-Invert logic implements functions of form:  $Y = (AB + CD + \dots)$

**Example:**  $Y = (AB + CD)$

**AOI Implementation:**





#### Advantages:

- **Single stage:** Direct implementation
- **Fast:** No propagation through multiple levels
- **Area efficient:** Fewer transistors than separate gates

#### Applications:

- **Complex gates:** Multi-input functions
- **Speed-critical paths:** Reduced delay

#### Mnemonic

“AOI - AND-OR-Invert in one stage”

### Question 4(b) OR [4 marks]

Write Verilog Code for 4-bit Serial IN Parallel out shift register.

#### Solution

##### Verilog Code:

```

1 module sipo_4bit(
2     input clk,
3     input reset,
4     input serial_in,
5     output reg [3:0] parallel_out
6 );
7
8 always @(posedge clk or posedge reset) begin
9     if (reset) begin
10         parallel_out <= 4'b0000;
11     end else begin
12         // Shift left and insert new bit at LSB
13         parallel_out <= {parallel_out[2:0], serial_in};
14     end
15 end
16
17 endmodule
  
```

##### Testbench Example:

```

1 module tb_sipo_4bit;
2     reg clk, reset, serial_in;
3     wire [3:0] parallel_out;
4
5     sipo_4bit dut(.clk(clk), .reset(reset),
  
```



```

6         .serial_in(serial_in),
7         .parallel_out(parallel_out));
8
9     initial begin
10         clk = 0;
11         forever #5 clk = ~clk;
12     end
13
14     initial begin
15         reset = 1; serial_in = 0;
16         #10 reset = 0;
17         #10 serial_in = 1; // LSB first
18         #10 serial_in = 0;
19         #10 serial_in = 1;
20         #10 serial_in = 1; // MSB
21         #20 $finish;
22     end
23 endmodule

```

#### Operation Timeline:

Clock	Serial_in	Parallel_out
1	1	0001
2	0	0010
3	1	0101
4	1	1011

#### Mnemonic


“SIPO - Serial In, Parallel Out with shift left”

### Question 4(c) OR [7 marks]


Implement clocked NOR2 SR latch and D-latch using CMOS.


#### Solution

##### Clocked NOR2 SR Latch:




##### D-Latch Implementation:





### CMOS D-Latch Circuit:



### Operation:

- **CLK = 1:** Master transparent, slave holds
- **CLK = 0:** Master holds, slave transparent
- **Data transfer:** On clock edge

### Truth Table for SR Latch:

S	R	CLK	Q	Q'
0	0	1	Hold	Hold
0	1	1	0	1
1	0	1	1	0
1	1	1	Invalid	Invalid

### Mnemonic

“Clocked latches use transmission gates for timing control”


### Question 5(a) [3 marks]

Draw the stick diagram for  $Y = (PQ + U)'$  using CMOS considering Euler path approach.

### Solution

**Logic Analysis:**  $Y = (PQ + U)'$  requires PMOS:  $(PQ)' \cdot U' = (P' + Q') \cdot U'$  NMOS:  $PQ + U$

### Stick Diagram:



```

7      +-----+           |
8      |           |           |
9      GND -----+-----+--- GND Rail
10

```

Legend:

- Green: P-diffusion (PMOS)
- Red: N-diffusion (NMOS)
- Blue: Polysilicon (Gates)
- Metal: Interconnections

**Euler Path:**

1. PMOS:  $P' \rightarrow Q'(\text{series}), \text{then parallel to } U'$
1. NMOS:  $P \rightarrow Q(\text{series}), \text{then parallel to } U$
1. Optimal routing: Minimizes crossovers

**Layout Considerations:**

- **Diffusion breaks:** Minimize for better performance
- **Contact placement:** Proper VDD/GND connections
- **Metal routing:** Avoid DRC violations

### Mnemonic

“Stick diagram shows physical layout with Euler path optimization”

## Question 5(b) [4 marks]

Implement  $8 \times 1$  multiplexer using Verilog

### Solution

Verilog Code:

```

1 module mux_8x1(
2     input [7:0] data_in,    // 8 data inputs
3     input [2:0] select,    // 3-bit select signal
4     output reg data_out    // Output
5 );
6
7 always @(*) begin
8     case (select)
9         3'b000: data_out = data_in[0];
10        3'b001: data_out = data_in[1];
11        3'b010: data_out = data_in[2];
12        3'b011: data_out = data_in[3];
13        3'b100: data_out = data_in[4];
14        3'b101: data_out = data_in[5];
15        3'b110: data_out = data_in[6];
16        3'b111: data_out = data_in[7];
17        default: data_out = 1'b0;
18    endcase
19 end
20
21 endmodule

```

Alternative Implementation:

```

1 module mux_8x1_dataflow(
2     input [7:0] data_in,
3     input [2:0] select,
4     output data_out
5 );
6
7 assign data_out = data_in[select];
8
9 endmodule

```

Truth Table:

Select[2:0]	Output
000	data_in[0]
001	data_in[1]
010	data_in[2]
011	data_in[3]
100	data_in[4]
101	data_in[5]
110	data_in[6]
111	data_in[7]

Testbench:

```

1 module tb_mux_8x1;
2     reg [7:0] data_in;
3     reg [2:0] select;
4     wire data_out;
5
6     mux_8x1 dut(.data_in(data_in), .select(select), .data_out(data_out));
7
8     initial begin
9         data_in = 8'b10110100;
10        for (int i = 0; i < 8; i++) begin
11            select = i;
12            #10;
13            $display("Select=%d, Output=%b", select, data_out);
14        end
15    end
16 endmodule

```

### Mnemonic

“MUX selects one of many inputs based on select lines”

### Question 5(c) [7 marks]

Implement full adder using behavioral modeling style in Verilog.

### Solution

Verilog Code:

```

1 module full_adder_behavioral(
2     input A,
3     input B,
4     input Cin,
5     output reg Sum,
6     output reg Cout
7 );
8
9 // Behavioral modeling using always block
10 always @(*) begin
11     case ({A, B, Cin})
12         3'b000: begin Sum = 1'b0; Cout = 1'b0; end
13         3'b001: begin Sum = 1'b1; Cout = 1'b0; end
14         3'b010: begin Sum = 1'b1; Cout = 1'b0; end
15         3'b011: begin Sum = 1'b0; Cout = 1'b1; end
16         3'b100: begin Sum = 1'b1; Cout = 1'b0; end
17         3'b101: begin Sum = 1'b0; Cout = 1'b1; end
18         3'b110: begin Sum = 1'b0; Cout = 1'b1; end
19         3'b111: begin Sum = 1'b1; Cout = 1'b1; end
20         default: begin Sum = 1'b0; Cout = 1'b0; end
21     endcase
22 end

```

```
endmodule
```

### Alternative Behavioral Style:

```
module full_adder_behavioral_alt(  
    input A, B, Cin,  
    output reg Sum, Cout  
);  
  
always @(*) begin  
    {Cout, Sum} = A + B + Cin;  
end  
  
endmodule
```

### Truth Table:

A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

### Testbench:

```
module tb_full_adder;  
    reg A, B, Cin;  
    wire Sum, Cout;  
  
    full_adder_behavioral dut(.A(A), .B(B), .Cin(Cin),  
                             .Sum(Sum), .Cout(Cout));  
  
    initial begin  
        $monitor("A=%b  
B=%b Cin=%b | Sum=%b Cout=%b",  
                A, B, Cin, Sum, Cout);  
  
        {A, B, Cin} = 3'b000; #10;  
        {A, B, Cin} = 3'b001; #10;  
        {A, B, Cin} = 3'b010; #10;  
        {A, B, Cin} = 3'b011; #10;  
        {A, B, Cin} = 3'b100; #10;  
        {A, B, Cin} = 3'b101; #10;  
        {A, B, Cin} = 3'b110; #10;  
        {A, B, Cin} = 3'b111; #10;  
  
        $finish;  
    end  
endmodule
```

### Behavioral Features:

- Always block: Describes behavior, not structure
- Case statement: Truth table implementation
- Automatic synthesis: Tools generate optimized circuit

### Mnemonic


“Behavioral modeling describes what circuit does, not how”

### Question 5(a) OR [3 marks]


Implement NOR2 gate CMOS circuit with its stick diagram.

#### Solution

##### CMOS NOR2 Circuit:



##### Stick Diagram:



##### Legend:

- Green: P-diffusion
- Red: N-diffusion
- Blue: Polysilicon gates
- Metal: Connections

##### Layout Rules:

- PMOS: Parallel connection for pull-up
- NMOS: Series connection for pull-down
- Contacts: Proper VDD/GND connections
- Spacing: Meet minimum design rules

#### Mnemonic

“NOR gate: Parallel PMOS, Series NMOS”

### Question 5(b) OR [4 marks]

Implement 4 bit up counter using Verilog

#### Solution

##### Verilog Code:

```
1 module counter_4bit_up(  
2     input clk,  
3     input reset,  
4     input enable,  
5     output reg [3:0] count  
6 );  
7  
8 always @(posedge clk or posedge reset) begin  
9     if (reset) begin  
10        count <= 4'b0000;  
11    end else if (enable) begin  
12        if (count == 4'b1111) begin  
13            count <= 4'b0000; // Rollover  
14        end else begin  
15            count <= count + 1;  
16        end  
17    end  
18    // If enable is low, hold current value  
19 end  
20  
21 endmodule
```

##### Enhanced Version with Overflow:

```
1 module counter_4bit_enhanced(  
2     input clk,  
3     input reset,  
4     input enable,  
5     output reg [3:0] count,  
6     output overflow  
7 );  
8  
9 always @(posedge clk or posedge reset) begin  
10     if (reset) begin  
11        count <= 4'b0000;  
12    end else if (enable) begin  
13        count <= count + 1; // Natural rollover  
14    end  
15 end  
16  
17 assign overflow = (count == 4'b1111) & enable;  
18  
19 endmodule
```

##### Count Sequence:

Clock	Count[3:0]	Decimal
1	0000	0
2	0001	1
3	0010	2
...	...	...
15	1110	14
16	1111	15
17	0000	0 (rollover)

Testbench:

```

1 module tb_counter_4bit;
2     reg clk, reset, enable;
3     wire [3:0] count;
4
5     counter_4bit_up dut(.clk(clk), .reset(reset),
6                         .enable(enable), .count(count));
7
8     // Clock generation
9     initial begin
10         clk = 0;
11         forever #5 clk = ~clk;
12     end
13
14     // Test sequence
15     initial begin
16         reset = 1; enable = 0;
17         #10 reset = 0; enable = 1;
18         #200 enable = 0; // Stop counting
19         #20 enable = 1; // Resume
20         #100 $finish;
21     end
22
23     // Monitor
24     always @(posedge clk) begin
25         $display("Time=%t Count=%d", $time, count);
26     end
27 endmodule

```

### Mnemonic

“Up counter: increment on each clock when enabled”

### Question 5(c) OR [7 marks]

Implement 3:8 decoder using behavioral modeling style in Verilog.

### Solution

Verilog Code:

```

1 module decoder_3x8_behavioral(
2     input [2:0] address, // 3-bit address input
3     input enable, // Enable signal
4     output reg [7:0] decode_out // 8-bit decoded output
5 );
6
7 always @(*) begin
8     if (enable) begin
9         case (address)
10             3'b000: decode_out = 8'b00000001; // Y0
11             3'b001: decode_out = 8'b00000010; // Y1
12             3'b010: decode_out = 8'b00000100; // Y2

```



```

3         3'b011: decode_out = 8'b00001000; // Y3
4         3'b100: decode_out = 8'b00010000; // Y4
5         3'b101: decode_out = 8'b00100000; // Y5
6         3'b110: decode_out = 8'b01000000; // Y6
7         3'b111: decode_out = 8'b10000000; // Y7
8         default: decode_out = 8'b00000000;
9     endcase
10 end else begin
11     decode_out = 8'b00000000; // All outputs low when disabled
12 end
13 end
14
15 endmodule

```

#### Alternative Implementation:

```

1 module decoder_3x8_shift(
2     input [2:0] address,
3     input enable,
4     output [7:0] decode_out
5 );
6
7 assign decode_out = enable ? (8'b00000001 << address) : 8'b00000000;
8
9 endmodule

```

#### Truth Table:

Enable	Address[2:0]	decode_out[7:0]
0	XXX	00000000
1	000	00000001
1	001	00000010
1	010	00000100
1	011	00001000
1	100	00010000
1	101	00100000
1	110	01000000
1	111	10000000

### Testbench:

```
1 module tb_decoder_3x8;
2     reg [2:0] address;
3     reg enable;
4     wire [7:0] decode_out;
5
6     decoder_3x8_behavioral dut(.address(address), .enable(enable),
7                               .decode_out(decode_out));
8
9     initial begin
10         $monitor("Enable=%b Address=%b | Output=%b",
11                 enable, address, decode_out);
12
13         // Test with enable = 0
14         enable = 0;
15         for (int i = 0; i < 8; i++) begin
16             address = i;
17             #10;
18         end
19
20         // Test with enable = 1
21         enable = 1;
22         for (int i = 0; i < 8; i++) begin
23             address = i;
24             #10;
25         end
26
27         $finish;
28     end
29 endmodule
```

### Applications:

- Memory addressing: Select one of 8 memory locations
- Device selection: Enable one of 8 peripheral devices
- Demultiplexing: Route single input to selected output

### Design Features:

- One-hot encoding: Only one output high at a time
- Enable control: Global enable/disable functionality
- Full decoding: All possible input combinations handled

### Mnemonic

“3:8 Decoder - 3 inputs select 1 of 8 outputs”