

# Microprocessor & Microcontroller Systems (1333202) - Summer 2024 Solution

Milav Dabgar

June 10, 2024

## Question 1(a) [3 marks]

List common features of 8051 microcontroller.

### Solution

The 8051 is a popular 8-bit microcontroller with the following key features:

**Table 1.** Common Features of 8051

Feature	Description
<b>On-chip Oscillator</b>	Built-in clock generator circuit (typically 12MHz)
<b>Program Memory</b>	4KB internal ROM for code storage
<b>Data Memory</b>	128 bytes internal RAM for variables
<b>I/O Ports</b>	4 bidirectional 8-bit ports (P0, P1, P2, P3)
<b>Timers/Counters</b>	Two 16-bit Timer/Counter units (Timer 0, Timer 1)
<b>Serial Port</b>	One Full duplex UART channel for communication
<b>Interrupts</b>	5 interrupt sources (2 external, 2 timer, 1 serial) with priority levels
<b>SFRs</b>	Special Function Registers for system control

### Mnemonic

“On Program Data I/O Timers Serial Interrupts SFRs”

## Question 1(b) [4 marks]

Define T-State, Machine Cycle, Instruction Cycle and Opcode.

### Solution

These terms define the timing and operation of a microprocessor:

**Table 2.** Microprocessor Timing Definitions

Term	Definition	Duration/-Size
<b>T-State</b>	One subdivision of the operation performed in one clock period. It is the basic unit of time.	$1/f_{clk}$
<b>Machine Cycle</b>	Time required to complete one memory access (read/write) or I/O operation.	3-6 T-states (8085)
<b>Instruction Cycle</b>	Time required to fetch, decode, and execute a complete instruction.	1-5 Machine cycles
<b>Opcode</b>	Operation Code: The part of the instruction that specifies the operation to be performed.	1 byte

- **T-State:** Smallest unit of processing time.
- **Machine Cycle:** Basic CPU operation (Fetch, Read, Write).
- **Instruction Cycle:** Cycle = Fetch + Decode + Execute.

### Mnemonic

“Time Machine Instruction Operation”

## Question 1(c) [7 marks]


Compare Von-Neumann and Harvard Architecture.

### Solution

Here is the comparison between the two major computer architectures:

**Table 3.** Von-Neumann vs Harvard Architecture

Parameter	Von-Neumann	Harvard
<b>Memory Organization</b>	Single shared memory for both Code and Data.	Separate physical memory for Program Code and Data.
<b>Bus Structure</b>	Single bus for fetching instruction and data.	Separate buses for instruction and data.
<b>Speed</b>	Slower execution due to serial fetching (bottleneck).	Faster execution as instruction and data can be fetched simultaneously.
<b>Cost</b>	Simpler hardware, lower cost.	More buses, bigger control unit, higher cost.
<b>Flexibility</b>	Efficient use of memory (code/data boundary is flexible).	Fixed amount of memory for code and data.
<b>Examples</b>	8085, x86 PCs.	8051, DSP chips.



**Figure 1.** Architecture Comparison

**Mnemonic**


“Von-Single Harvard-Dual”

**Question 1(c) OR [7 marks]**

Explain Microcomputer System with block diagram.

**Solution**

A microcomputer system consists of a CPU, memory, I/O devices, and a system bus interconnecting them.



**Figure 2.** Microcomputer System Block Diagram

**Table 4.** System Components


Component	Function	Example
<b>CPU</b>	The "Brain". Fetches and executes instructions, reads/writes data. Control center.	8085, 8086
<b>Memory</b>	Stores instructions (ROM) and temporary data/variables (RAM).	EPROM, SRAM
<b>I/O Unit</b>	Interface to the outside world (Keyboard, Display, Sensors).	8255 PPI
<b>System Bus</b>	Set of wires to transfer Information. Includes Address, Data, and Control buses.	Ribbon Cable

**Question 2(a) [3 marks]**

Draw Bus organization in 8085 Microprocessor.

**Solution**

The 8085 has three sets of buses:



**Figure 3.** 8085 Bus Organization

## Question 2(b) [4 marks]

List Flags used in 8085 and Explain working of each flags.

### Solution

The 8085 has a 5-bit Flag Register containing status flags that are set/reset by ALU operations.

D7	D6	D5	D4	D3	D2	D1	D0
S	Z	x	AC	x	P	x	CY

x = Undefined

**Figure 4.** Flag Register Format

**Table 5.** 8085 Flags


Flag	Bit	Function
S (Sign)	D7	Set to 1 if MSB of result is 1 (Negative), else 0.
Z (Zero)	D6	Set to 1 if result is Zero, else 0.
AC (Aux Carry)	D4	Set to 1 if carry generated from D3 to D4 (Lower nibble to Upper nibble). Used in BCD.
P (Parity)	D2	Set to 1 if result has even number of 1s (Even Parity), else 0.
CY (Carry)	D0	Set to 1 if operation generates a carry/borrow out of MSB.

## Question 2(c) [7 marks]

Draw and Explain Block Diagram of 8085.

### Solution

The 8085 architecture consists of the ALU, Timing & Control Unit, Registers, and Interrupt control.



**Figure 5.** 8085 Architecture Block Diagram

**Table 6.** Functional Blocks


Block	Function
<b>ALU</b>	Performs arithmetic (+, -) and logical (AND, OR) operations.
<b>Registers</b>	General purpose (B-C, D-E, H-L) and Special (SP, PC, A).
<b>Accumulator</b>	8-bit register connected to ALU, stores result of operations.
<b>Program Counter (PC)</b>	16-bit register holding address of next instruction to fetch.
<b>Stack Pointer (SP)</b>	16-bit register holding address of top of stack RAM.
<b>Timing &amp; Control</b>	Generates control signals (RD, WR, ALE) to coordinate operations.

## Question 2(a) OR [3 marks]

Explain Instruction Fetching, Decoding and Execution Operation in microprocessor.

### Solution

The instruction cycle consists of three phases:



**Figure 6.** Instruction Cycle


- **Fetch:** The CPU places the PC address on the address bus. Memory sends the instruction opcode via data bus to the Instruction Register.
- **Decode:** The decoder interprets the opcode to determine what action is required (e.g., ADD, MOV).
- **Execute:** The Control Unit generates signals to perform the action (e.g., read data, perform ALU op).

## Question 2(b) OR [4 marks]

What is Demultiplexing of Lower order Address and Data lines in 8085? Explain using neat sketch.

### Solution

Address/Data lines AD0-AD7 are multiplexed to save pins. Software must separate them using the ALE signal and an external latch.



**Figure 7.** Demultiplexing Circuit

- **ALE = 1:** The bus AD0-AD7 carries Address. The Latch is enabled and captures the address.
- **ALE = 0:** The bus AD0-AD7 carries Data. The Latch holds the previous address constant on its output.
- Even when AD lines change to Data, memory still sees the Address from the Latch.

## Question 2(c) OR [7 marks]

Draw and Explain Pin Diagram of 8085.

### Solution

The 8085 is a 40-pin DIP IC.




Figure 8. 8085 Pin Detail

Table 7. Pin Description

Pin Group	Function
High Address (A8-A15)	Carries most significant byte of address.
Multiplexed (AD0-AD7)	Carries lower address byte (T1) and Data (T2, T3).
Control (RD, WR, ALE)	READ, WRITE control and Address Latch Enable.
Status (IO/M, S0, S1)	Indicates type of machine cycle (Memory vs I/O, Read vs Write).
Interrupts	TRAP (Non-maskable), RST7.5, 6.5, 5.5, INTR.
Serial I/O	SID (Input), SOD (Output) for serial data.

## Question 3(a) [3 marks]

Draw IP SFR of 8051 and Explain function of each bit.

### Solution

The Interrupt Priority (IP) register (Address B8H) determines priority levels (High/Low).




Figure 9. IP Register

- 1 = High Priority, 0 = Low Priority.
- PS: Serial Port Priority.


- **PTx:** Timer x Priority.
- **PXx:** External Interrupt x Priority.

## Question 3(b) [4 marks]

Draw and explain Timer/Counter Logic diagram for 8051.

### Solution

Timers count cycles from oscillator (Timer mode) or external pin events (Counter mode).




**Figure 10.** Timer Logic Block Diagram

## Question 3(c) [7 marks]

Draw and Explain Block Diagram of 8051.

### Solution

The 8051 is a comprehensive microcontroller with built-in memory and I/O.



**Figure 11.** 8051 Architecture

- **CPU:** 8-bit central processor.
- **Memory:** Harvard architecture. 4KB On-chip Code ROM, 128 Bytes On-chip Data RAM.

- **I/O Ports:** 4 ports (P0-P3), each 8-bit. Total 32 pins.
- **Timers:** Two 16-bit timers (T0/T1) for delays or counting.
- **Serial Port:** Full-duplex UART (TXD, RXD).

### Question 3(a) OR [3 marks]

Draw PCON SFR of 8051 and Explain function of each bit.

#### Solution

PCON (Power Control) at 87H controls power modes and baud rate doubling.

\$MOD	-	-	-	GF1	GF0	PD	IDL
-------	---	---	---	-----	-----	----	-----

Figure 12. PCON Register

- **SMOD:** Double Baud Rate. 1 = Doubles baud rate for Timer 1.
- **GF1/GF0:** General purpose flags.
- **PD:** Power Down mode. Oscillator stops.
- **IDL:** Idle mode. Clock to CPU stops, but Interrupts/Timers run.

### Question 3(b) OR [4 marks]

In 8051 Serial communication Mode 1, For XTAL=11.0592 MHz, find TH1 value needed to have for 9600 and 4800 baud rate.

#### Solution

Formula:

$$\text{Baud Rate} = \frac{2^{SMOD}}{32} \times \frac{XTAL}{12 \times (256 - TH1)}$$

Assuming SMOD=0 (Normal speed) and XTAL = 11.0592 MHz.

1. For 9600 Baud:

$$9600 = \frac{11059200}{32 \times 12 \times (256 - TH1)}$$

$$9600 = \frac{28800}{256 - TH1}$$

$$256 - TH1 = \frac{28800}{9600} = 3$$

$$TH1 = 256 - 3 = 253 = \text{FD H}$$

2. For 4800 Baud:

$$256 - TH1 = \frac{28800}{4800} = 6$$

$$TH1 = 256 - 6 = 250 = \text{FA H}$$

### Question 4(a) [3 marks]

What are the differences in LCALL and LJMP instructions in 8051?

**Solution****Table 8.** LCALL vs LJMP

Feature	<b>LCALL (Long Call)</b>	<b>LJMP (Long Jump)</b>
<b>Action</b>	Calls a subroutine.	Jumps to an address.
<b>Stack</b>	Pushes PC (return address) to Stack.	Does NOT affect Stack.
<b>Return</b>	Requires RET at end of subroutine.	No return; one-way transfer.
<b>Address</b>	16-bit destination (64KB range).	16-bit destination (64KB range).

**Question 4(b) [4 marks]**

Write 8051 Assembly Language Program to generate square wave on port 1.0 using Timer0.

**Solution****Listing 1.** Square Wave Generation

```

1   ORG 0000H
2   LJMP MAIN
3
4   ORG 0030H
5   MAIN:
6   MOV TMOD, #01H      ; Timer 0, Mode 1 (16-bit)
7   LOOP:
8   MOV TH0, #0FFH      ; Load high byte (Example value)
9   MOV TL0, #000H      ; Load low byte
10  SETB TR0            ; Start Timer
11  WAIT:
12  JNB TFO, WAIT      ; Wait for Overflow Flag
13  CLR TR0            ; Stop Timer
14  CLR TFO            ; Clear Flag
15  CPL P1.0            ; Complement P1.0 (Toggle)
16  SJMP LOOP          ; Repeat
17  END

```

**Question 4(c) [7 marks]**

Explain any three Logical and any four Data Transfer Instruction of 8051 with example.

**Solution****Logical Instructions:**

- ANL A, Rn: Logical AND Register Rn with Accumulator. Result in A.  
Ex: ANL A, R2
- ORL A, #data: Logical OR immediate data with A.  
Ex: ORL A, #30H
- XRL A, direct: Logical XOR memory content with A.  
Ex: XRL A, 40H

**Data Transfer Instructions:**

- MOV A, Rn: Move content of Register to Accumulator.  
Ex: MOV A, R5
- MOVC A, @DPTR: Move External RAM data pointed by DPTR to A.  
Ex: MOVC A, @DPTR

- **PUSH direct:** Push content of memory address onto Stack.  
Ex: PUSH OEOH (Push A)
- **MOVC A, @A+DPTR:** Move Code Byte from ROM relative to DPTR.  
Ex: MOVC A, @A+DPTR

## Question 4(a) OR [3 marks]

Explain Instructions: (i) RRC A (ii) POP (iii) CLR PSW.7

### Solution

1. **RRC A:** Rotate Accumulator Right through Carry. MSB takes Carry value, Carry takes LSB.
2. **POP direct:** Pop byte from Stack into destination address. SP is decremented.
3. **CLR PSW.7:** Clears the Carry Flag (CY). PSW.7 corresponds to the Carry bit.

## Question 4(b) OR [4 marks]

Write 8051 Assembly Language Program to Divide data stored in location 30H by data stored in location 31H and store remainder in 40h and quotient in 41h memory location.

### Solution

**Listing 2.** Division Program

```

1   ORG 0000H
2   MOV A, 30H      ; Dividend (Numerator)
3   MOV B, 31H      ; Divisor (Denominator)
4   DIV AB          ; Divide A by B
5   ; Result: A = Quotient, B = Remainder
6   MOV 41H, A       ; Store Quotient
7   MOV 40H, B       ; Store Remainder
8   END

```

## Question 4(c) OR [7 marks]

List Addressing Modes of 8051 Microcontroller and Explain each with Example.

### Solution

**Table 9.** 8051 Addressing Modes


Mode	Explanation	Example
<b>Immediate</b>	Operand is provided in the instruction itself (#).	MOV A, #25H
<b>Register</b>	Operand is in one of the registers R0-R7.	MOV A, R0
<b>Direct</b>	Direct memory address is specified.	MOV A, 30H
<b>Register Indirect</b>	Address is held in R0 or R1 (@).	MOV A, @R0
<b>Indexed</b>	Base address + Accumulator offset. Used for ROM lookups.	MOVC A, @A+DPTR

## Question 5(a) [3 marks]

Draw Interfacing of Relay with 8051 microcontroller.

### Solution

A relay requires a driver transistor as it uses high current.




**Figure 13.** Relay Interfacing

## Question 5(b) [4 marks]

Interface 7 Segment display with 8051 microcontroller and write a program to print "1" on it.

### Solution

Assuming Common Cathode display on Port 1.



**Figure 14.** 7-Segment Interface

**Listing 3.** Display Digit 1

```

1 ; For Common Cathode, segments B, C must be 1.
2 ; Pattern: dp g f e d c b a
3 ; "1" -> 0 0 0 0 1 1 0 = 06H
4 MOV P1, #06H
5 END


```

## Question 5(c) [7 marks]

Interface DAC 0808 with 8051 microcontroller and write a program to generate Square wave.

## Solution

DAC 0808 is an 8-bit DAC. Port 2 connects to D0-D7.



**Figure 15.** DAC Interfacing

**Listing 4.** Square Wave via DAC

```

1      LOOP:
2          MOV P2, #00H      ; Min Voltage (0V)
3          ACALL DELAY    ; Wait
4          MOV P2, #OFFH     ; Max Voltage (5V)
5          ACALL DELAY    ; Wait
6          SJMP LOOP
7
8      DELAY:
9          MOV R0, #255
10         DL: DJNZ R0, DL
11         RET


```

**Question 5(a) OR [3 marks]**

## Interface of Push button Switch with 8051 microcontroller.

## Solution

A push button connects a pin to Ground. A pull-up resistor ensures High logic when open.




**Figure 16.** Switch Interface

**Question 5(b) OR [4 marks]**

## Interface DC Motor with 8051 microcontroller.

### Solution

Use a Darlington Transistor (like TIP122) or MOSFET to drive the motor current.




**Figure 17.** DC Motor Driver

### Question 5(c) OR [7 marks]

Interface LCD with 8051 microcontroller and write a program to display "Hello".

### Solution

LCD 16x2 works in 8-bit mode. Data lines to P2, Control to P3.



**Listing 5.** LCD "HELLO"

```

1  MOV A, #38H      ; Init 2 lines, 5x7 matrix
2  ACALL CMD
3  MOV A, #0EH      ; Display ON, Cursor ON
4  ACALL CMD
5  MOV A, #'H'      ; Data H
6  ACALL DAT
7  MOV A, #'E'
8  ACALL DAT
9  ; ... (L, L, 0)
10 SJMP $
11
CMD:
12  MOV P2, A
13  CLR P3.0        ; RS=0 (Command)
14  SETB P3.1        ; EN=1
15  CLR P3.1        ; EN=0 (Latch)
16  ACALL DELAY
17  RET
DAT:
18  MOV P2, A
19  SETB P3.0        ; RS=1 (Data)
20

```

```
21 SETB P3.1
22 CLR P3.1
23 ACALL DELAY
24 RET
```