

# Subject Name Solutions

1313202 – Summer 2024

Semester 1 Study Material

*Detailed Solutions and Explanations*

## Question 1(a) [3 marks]

Define: 1. Node, 2. Loop, 3. Branch

### Solution

Term	Definition
<b>Node</b>	A point in a circuit where two or more circuit elements meet or connect
<b>Loop</b>	A closed path in a circuit that starts and ends at the same point without passing through any node more than once
<b>Branch</b>	A path or element connecting two nodes in a circuit

### Mnemonic

“Never Loop Between” - Nodes Link, Loops Bound, Branches Establish connections

## Question 1(b) [4 marks]

Write statement of Superposition theorem and Maximum power transfer theorem.

### Solution

Theorem	Statement
<b>Superposition Theorem</b>	In a linear circuit with multiple sources, the response (voltage or current) in any element equals the algebraic sum of responses caused by each source acting alone, with all other sources replaced by their internal impedances
<b>Maximum Power Transfer Theorem</b>	Maximum power is transferred from source to load when the load resistance equals the source's internal resistance

Diagram:

Mermaid Diagram (Code)

```
{Shaded}
{Highlighting}[]
graph LR
    A[Sources] --> B[Individual Responses]
    B --> C[Sum = Total Response]
    C --> D[Source Rs]
    D --> E[Load RL]
    E --> F[Max Power when Rs = RL]
{Highlighting}
{Shaded}
```

### Mnemonic

“Sum Powers Matched” - Sum individual powers; Match resistance for maximum

### Question 1(c) [7 marks]

Explain Kirchhoff's Voltage Law and Kirchhoff's current Law.

#### Solution

Law	Explanation	Mathematical Form
<b>Kirchhoff's Voltage Law (KVL)</b>	The algebraic sum of all voltages around any closed loop in a circuit equals zero	$\Sigma V = 0$
<b>Kirchhoff's Current Law (KCL)</b>	The algebraic sum of all currents entering and leaving a node equals zero	$\Sigma I = 0$

Diagram:

#### Mermaid Diagram (Code)

```
{Shaded}
{Highlighting}[]
graph LR
    subgraph "KVL: V1 + V2 + V3 = 0"
        direction LR
        A1["{+}"] --> B1[V1]
        B1 --> C1["{-}"]
        C1 --> D1["{+}"]
        D1 --> E1[V2]
        E1 --> F1["{-}"]
        F1 --> G1["{+}"]
        G1 --> H1[V3]
        H1 --> I1["{-}"]
        I1 --> A1
    end

    subgraph "KCL: I1 + I2 = I3 + I4"
        direction LR
        A2((Node)) --> I1[I1]
        A2 --> I2[I2]
        A2 --> I3[I3]
        A2 --> I4[I4]
    end
end
{Highlighting}
{Shaded}
```

- **Physical interpretation of KVL:** Energy is conserved in a circuit loop
- **Physical interpretation of KCL:** Charge is conserved at circuit nodes
- **Application of KVL:** Finding unknown voltages in circuit loops
- **Application of KCL:** Finding unknown currents at circuit junctions

#### Mnemonic

“Voltages Loop to Zero, Currents Node to Zero”

### Question 1(c) OR [7 marks]

Explain series and parallel connection of resistors with necessary equations.

#### Solution

Connection	Characteristics	Equivalent Resistance	Current-Voltage Relationship
<b>Series Connection</b>	Same current flows through all resistors	$R_{eq} = R_1 + R_2 + R_3 + \dots + R_n$	$I = V/R_{eq}$

<b>Parallel Connection</b>	Same voltage appears across all resistors	$\frac{1}{R_{eq}} = \frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} + \dots + \frac{1}{R_n}$	$I = I_1 + I_2 + I_3 + \dots + I_n$
----------------------------	---	--	-------------------------------------

Diagram:

### Mermaid Diagram (Code)

```
{Shaded}
{Highlighting}[]
graph LR
    subgraph " "
        direction LR
        A1["{+}"] --{-}{-}{-} R1[R1] --{-}{-}{-} R2[R2] --{-}{-}{-} R3[R3] --{-}{-}{-} B1["{-}{-}"]
    end

    subgraph " "
        direction LR
        A2["{+}"] --{-}{-}{-} R4[R1]}
        A2 --{-}{-}{-} R5[R2]}
        A2 --{-}{-}{-} R6[R3]}
        R4 --{-}{-}{-} B2["{-}{-}"]
        R5 --{-}{-}{-} B2}
        R6 --{-}{-}{-} B2}
    end
end
{Highlighting}
{Shaded}
```

- **Current in series:**  $I = I_1 = I_2 = I_3 = \dots = I_n$
- **Voltage in series:**  $V = V_1 + V_2 + V_3 + \dots + V_n$
- **Current in parallel:**  $I = I_1 + I_2 + I_3 + \dots + I_n$
- **Voltage in parallel:**  $V = V_1 = V_2 = V_3 = \dots = V_n$

### Mnemonic

“Same Current Series, Same Voltage Parallel”

## Question 2(a) [3 marks]

State limitations of Ohm’s law.

### Solution

---

Limitations of Ohm’s Law

---

**Non-linear components:** Does not apply to components like diodes, transistors

**Temperature changes:** Not valid when temperature varies significantly

**High frequencies:** Breaks down at very high frequencies

### Mnemonic

“Ohm’s Not Linear Thermal High” - Non-linear, Temperature, High frequency

## Question 2(b) [4 marks]

Define: 1. Doping, 2. Intrinsic Semiconductor, 3. Extrinsic Semiconductor, 4. Dopant

## Solution

Term	Definition
<b>Doping</b>	Process of adding impurity atoms to pure semiconductor to modify electrical properties
<b>Intrinsic Semiconductor</b>	Pure semiconductor with equal number of electrons and holes
<b>Extrinsic Semiconductor</b>	Doped semiconductor with unequal number of electrons and holes
<b>Dopant</b>	Impurity element added to semiconductor during doping process

**Mnemonic**

“Do In-Ex-Do” - Doping Introduces Extrinsic properties through Dopants

Question 2(c) [7 marks]

Define Trivalent material and give examples of it. Explain Formation of P-type Semiconductor with the help of proper diagram.


### Solution

**Trivalent material:** Elements with 3 valence electrons in their outermost shell.

**Examples:** Boron (B), Aluminum (Al), Gallium (Ga), Indium (In)

### P-type Semiconductor Formation:

Diagram:



Process	Result
<b>Doping</b>	Silicon doped with trivalent atoms like Boron
<b>Bond formation</b>	Trivalent atoms form 3 covalent bonds with 4 neighboring Silicon atoms
<b>Hole creation</b>	One bond remains incomplete, creating a hole (positive charge carrier)
<b>Majority carriers</b>	Holes become majority carriers
<b>Minority carriers</b>	Electrons become minority carriers

### Mnemonic

“Three Makes Positive” - Three valence electrons make a Positive hole

Question 2(a) OR [3 marks]

Enlist factors affecting Resistance and explain any one of them.

### Solution

#### Factors Affecting Resistance

**Length of conductor**  
**Cross-sectional area**  
**Material (resistivity)**  
**Temperature**

**Explanation of Temperature effect:** The resistance of most metallic conductors increases with temperature as:  $R = R_0[1 + (T - T_0)]$  where :

- $R$  = Resistance at temperature  $T$
- $R_0$  = Resistance at reference temperature  $T_0$
- $\alpha$  = Temperature coefficient of resistance

### Mnemonic

“LAMT” - Length, Area, Material, Temperature affect resistance

### Question 2(b) OR [4 marks]

Define: 1. Valance band, 2. Conduction band, 3. Forbidden energy gap, 4. Free electron

### Solution

Term	Definition
<b>Valence band</b>	Energy band filled with valence electrons that are bound to atoms
<b>Conduction band</b>	Higher energy band where electrons can move freely and conduct electricity
<b>Forbidden energy gap</b>	Energy range between valence and conduction bands where no electron states exist
<b>Free electron</b>	Electron that has gained enough energy to escape from valence band to conduction band

### Diagram:

#### Mermaid Diagram (Code)

```
{Shaded}
{Highlighting}[]
graph LR
    A[Conduction Band] --> B[Free Electrons]
    C[Forbidden Energy Gap/Band Gap]
    D[Valence Band] --> E[Bound Electrons]

    A --> C --> D
{Highlighting}
{Shaded}
```

### Mnemonic

“Very Clearly Freedom Follows” - Valence, Conduction, Forbidden gap, Free electrons

### Question 2(c) OR [7 marks]

Define Pentavalent material and give examples of it. Explain Formation of N-type material with the help of proper diagram.

### Solution

**Pentavalent material:** Elements with 5 valence electrons in their outermost shell.

**Examples:** Phosphorus (P), Arsenic (As), Antimony (Sb)

**N-type Semiconductor Formation:**

**Diagram:**

Silicon atom (4 valence e<sup>-</sup>)      Pentavalent atom (5 valence e<sup>-</sup>)

Si

P

↓

free electron

Process	Result
<b>Doping</b>	Silicon doped with pentavalent atoms like Phosphorus
<b>Bond formation</b>	Pentavalent atoms form 4 covalent bonds with 4 neighboring Silicon atoms
<b>Free electron</b>	Fifth valence electron remains free (negative charge carrier)
<b>Majority carriers</b>	Electrons become majority carriers
<b>Minority carriers</b>	Holes become minority carriers

### Mnemonic

“Five Makes Negative” - Five valence electrons make a Negative carrier

### Question 3(a) [3 marks]

Define: 1. Depletion region, 2. Knee voltage, 3. Breakdown voltage in accordance of diode.

### Solution

Term	Definition
<b>Depletion region</b>	Region at P-N junction devoid of mobile charge carriers due to diffusion and recombination
<b>Knee voltage</b>	Forward voltage at which current begins to increase rapidly (typically 0.7V for silicon, 0.3V for germanium)
<b>Breakdown voltage</b>	Reverse voltage at which diode rapidly conducts current in reverse direction

### Mnemonic

“Depleted Knees Break” - Depletion occurs, Knee begins conduction, Breakdown ends blocking


### Question 3(b) [4 marks]

Explain V-I characteristics of P-N junction diode with necessary graph.

### Solution

#### V-I Characteristics of P-N Junction Diode:

Diagram:



Region	Behavior
<b>Forward Bias (<math>V &gt; 0</math>)</b>	Current increases exponentially after knee voltage
<b>Reverse Bias (<math>V &lt; 0</math>)</b>	Very small leakage current until breakdown voltage
<b>Breakdown Region</b>	Sharp increase in reverse current at breakdown voltage

- **Forward equation:**  $I = I_s(e^{(qV/nkT)} - 1)$
- **Knee voltage:**  $\sim 0.7V$  for silicon,  $\sim 0.3V$  for germanium

### Mnemonic

“Forward Flows, Reverse Restricts, Breakdown Bursts”

### Question 3(c) [7 marks]


Draw characteristic of Varactor diode. Explain working of Varactor diode with diagram and write its application.

### Solution

#### Varactor Diode Characteristics:

Diagram:

C  
↑  
{ }  
{ }



**Working of Varactor Diode:**  
**Circuit Symbol:**

Principle	Explanation
<b>Basic structure</b>	Special P-N junction diode optimized for variable capacitance
<b>Reverse bias operation</b>	Always operated in reverse bias condition
<b>Depletion region</b>	Width varies with applied reverse voltage
<b>Capacitance variation</b>	Capacitance decreases as reverse voltage increases
<b>Mathematical relation</b>	$C \propto 1/\sqrt{V_R}$ where $V_R$ is reverse voltage

**Applications of Varactor Diode:**

- Voltage-controlled oscillators (VCOs)
- Frequency modulators
- Electronic tuning circuits
- Automatic frequency control circuits
- Phase-locked loops (PLLs)

**Mnemonic**

“Capacitance Varies Reversely” - Capacitance Varies with Reverse voltage

**Question 3(a) OR [3 marks]**

Write application of following diode: 1. Varactor diode, 2. Photo diode, 3. Light Emitting Diode

**Solution**

Diode Type	Applications
<b>Varactor Diode</b>	Voltage-controlled oscillators, Frequency modulators, Electronic tuning circuits
<b>Photo Diode</b>	Light sensors, Optical communication, Smoke detectors, Camera light meters
<b>Light Emitting Diode (LED)</b>	Display devices, Indicators, Lighting systems, Optical communication



### Mnemonic

“Vary Photo Emit” - Varactor varies frequency, Photo detects light, LED emits light

### Question 3(b) OR [4 marks]

Explain working of P-N junction diode in forward bias and reverse bias.

#### Solution

Bias Condition	Working Principle	Characteristics
<b>Forward Bias</b>	P-side connected to positive terminal, N-side to negative terminal	Depletion region narrows, current flows easily after knee voltage (~0.7V)
<b>Reverse Bias</b>	P-side connected to negative terminal, N-side to positive terminal	Depletion region widens, only small leakage current flows until breakdown

Diagram:

#### Mermaid Diagram (Code)

```
{Shaded}
{Highlighting}[]
graph LR
    subgraph " "
        direction LR
        A1["{+}"] --{-}{-}{-} P1[P]}
        P1 --{-}{-}{-} J1[ ]}
        J1 --{-}{-}{-} N1[N]}
        N1 --{-}{-}{-} B1["{-}{-}"]}
        C1[ ]
    end

    subgraph " "
        direction LR
        A2["{-}"] --{-}{-}{-} P2[P]}
        P2 --{-}{-}{-} J2[ ]}
        J2 --{-}{-}{-} N2[N]}
        N2 --{-}{-}{-} B2["{-}{+}"]}
        C2[ ]
    end
end
{Highlighting}
{Shaded}
```

### Mnemonic

“Forward Flows, Reverse Resists”


### Question 3(c) OR [7 marks]

Draw characteristic of Photo diode. Explain working of Photo diode with diagram and write its application.

#### Solution

Photo Diode Characteristics:  
Diagram:

I



**Working of Photo Diode:**  
**Circuit Symbol:**

Principle	Explanation
<b>Basic structure</b>	P-N junction diode with transparent window or lens
<b>Reverse bias operation</b>	Typically operated in reverse bias condition
<b>Light absorption</b>	Photons create electron-hole pairs in depletion region
<b>Carrier generation</b>	Light intensity proportional to generated carriers
<b>Current generation</b>	Reverse current increases with light intensity

**Applications of Photo Diode:**

- Light detectors in optical communication
- Photometers and light meters
- Smoke detectors
- Barcode readers
- Medical equipment (pulse oximeters)

**Mnemonic**

“Light In, Current Out” - Light intensity controls current output

**Question 4(a) [3 marks]**

Explain working of Half wave rectifier with circuit diagram.

**Solution**

**Half Wave Rectifier:**  
**Circuit Diagram:**

AC                      D                      R

o { o}

o o  
Output

Operation Phase	Description
<b>Positive Half Cycle</b>	Diode conducts, current flows through load, output follows input
<b>Negative Half Cycle</b>	Diode blocks, no current flows, output is zero

- **Output frequency:** Same as input frequency
- **Form factor:** 1.57
- **Ripple factor:** 1.21
- **Efficiency:** 40.6%
- **PIV of diode:**  $V_{max}$

#### Mnemonic


“Half Passes Positive” - Only positive half-cycle passes through

### Question 4(b) [4 marks]

Explain Zener diode as a voltage regulator.

#### Solution

**Zener Diode Voltage Regulator:**  
**Circuit Diagram:**



Component	Function
<b>Series resistor <math>R_s</math></b>	Limits current and drops excess voltage
<b>Zener diode</b>	Maintains constant voltage across load
<b>Load resistor <math>R_L</math></b>	Represents the circuit being powered

**Working Principle:**

- Zener operates in reverse breakdown region
- Maintains constant voltage regardless of input changes
- Excess current flows through Zener diode
- Voltage regulation equation:  $V_{out} = V_z$  (Zener voltage)

#### Mnemonic

“Zener Zeros Voltage Variations”

Question 4(c) [7 marks]

Write need of Rectifier. Explain Bridge wave rectifier with circuit diagram and draw its input and output waveform.

**Solution**

**Need of Rectifier:**

- To convert AC voltage to DC voltage
- Most electronic devices require DC for operation
- Power supply systems need DC output from AC mains

**Bridge Wave Rectifier:**

**Circuit Diagram:**

**Input and Output Waveform:**

Working in Positive Half Cycle	Working in Negative Half Cycle
D1 and D4 conduct	D2 and D3 conduct
Current flows through load in same direction	Current flows through load in same direction

- **Output frequency:** Twice the input frequency
- **Form factor:** 1.11
- **Ripple factor:** 0.48
- **Efficiency:** 81.2%
- **PIV of diode:**  $V_{max}$

**Mnemonic**


“Bridge Both Better” - Bridge rectifier uses both half cycles

### Question 4(a) OR [3 marks]

Explain working of Shunt capacitor filter.

#### Solution

**Shunt Capacitor Filter:**  
**Circuit Diagram:**



Operation	Description
<b>Charging</b>	Capacitor charges during peak of rectified output
<b>Discharging</b>	Capacitor discharges slowly through load when voltage drops
<b>Smoothing effect</b>	Provides almost constant DC output by filling gaps

- **Ripple reduction:** Significant reduction in ripple voltage
- **Time constant:** RC must be much larger than period of input
- **Discharge equation:**  $V = V_0 e^{(-t/RC)}$

#### Mnemonic

“Capacitor Catches Peaks” - Capacitor stores peak voltage

### Question 4(b) OR [4 marks]

Compare Center tap full wave rectifier and Bridge wave rectifier

#### Solution

Parameter	Center Tap Full Wave Rectifier	Bridge Wave Rectifier
<b>Number of diodes</b>	2	4
<b>Transformer</b>	Center-tapped transformer required	Simple transformer sufficient
<b>PIV of diode</b>	$2V_{max}$	$V_{max}$
<b>Efficiency</b>	81.2%	81.2%
<b>Output frequency</b>	Twice input frequency	Twice input frequency
<b>Cost</b>	Higher due to center-tapped transformer	Lower, simpler transformer but more diodes
<b>Size</b>	Larger	Smaller

#### Mnemonic

“Center Taps Transformer, Bridge Bypasses Tapping”

### Question 4(c) OR [7 marks]

Write need of Filter circuit in rectifier. Explain filter with circuit diagram and draw its input and output waveform.


## Solution

### Need of Filter Circuit in Rectifier:


- Reduces ripple in rectified output
- Provides steady DC voltage required by electronic circuits
- Improves efficiency of power supply
- Prevents damage to sensitive electronic components

### Filter:

### Circuit Diagram:



### Input and Output Waveform:



Component	Function
<b>Input capacitor (C1)</b>	Initial filtering of rectified output
<b>Choke (L)</b>	Blocks AC ripple and allows DC to pass
<b>Output capacitor (C2)</b>	Further filtering for smoother output

- **Superior filtering:** Better ripple reduction than simple capacitor filter
- **Ripple factor:** Much lower than capacitor filter alone
- **Voltage regulation:** Better voltage regulation under load variations

## Mnemonic


“Capacitor-Inductor-Capacitor Perfectly Irons” ( shape resembling CIC filter)

## Question 5(a) [3 marks]

Explain Working of PNP Transistor with the necessary diagram.

### Solution

**PNP Transistor Working:**  
**Diagram:**



Biasing	Working
<b>Base-Emitter junction</b>	Forward biased
<b>Base-Collector junction</b>	Reverse biased
<b>Majority carriers</b>	Holes
<b>Current flow</b>	Emitter to Collector

- **Emitter:** Heavily doped P-region that emits holes
- **Base:** Thin, lightly doped N-region that controls current flow
- **Collector:** Moderately doped P-region that collects holes

### Mnemonic


“Positive-Negative-Positive” - PNP structure

### Question 5(b) [4 marks]

Explain working of N-channel JFET with diagram.

### Solution

**N-channel JFET Working:**  
**Diagram:**



Terminal	Function
<b>Source</b>	Source of charge carriers (electrons)
<b>Drain</b>	Collects charge carriers
<b>Gate</b>	Controls width of the channel

**Working Principle:**

- Channel formed by N-type material between source and drain
- P-type gate regions form PN junctions with channel
- Gate-to-source junction always reverse biased
- Increasing negative gate voltage widens depletion region
- Narrower channel increases resistance between source and drain
- FET operates as voltage-controlled resistor

**Mnemonic**

“Negative Channel Junction Effect” - N-channel JFET

**Question 5(c) [7 marks]**

Compare BJT and JFET

**Solution**

Parameter	BJT (Bipolar Junction Transistor)	JFET (Junction Field Effect Transistor)
<b>Structure</b>	Three-layer structure (NPN or PNP)	Single channel with gate junctions
<b>Control mechanism</b>	Current-controlled device	Voltage-controlled device
<b>Carriers</b>	Both majority and minority carriers (bipolar)	Only majority carriers (unipolar)
<b>Input impedance</b>	Low to medium (1-10 kΩ)	Very high ( $10^8 - 10^{12}$ )
<b>Noise</b>	Higher noise	Lower noise
<b>Power consumption</b>	Higher	Lower
<b>Switching speed</b>	Slower due to charge storage	Faster due to absence of charge storage
<b>Temperature stability</b>	Less stable	More stable

**Diagram:****Mermaid Diagram (Code)**

```

{Shaded}
{Highlighting} []
graph TD
    subgraph "BJT"
        A1[Current{-Controlled}] --{-}{-}{ } B1[Bipolar Carriers]}
        B1 --{-}{-}{ } C1[Low Input Impedance]}
        C1 --{-}{-}{ } D1[Higher Noise]}
    end

    subgraph "JFET"
        A2[Voltage{-Controlled}] --{-}{-}{ } B2[Unipolar Carriers]}
        B2 --{-}{-}{ } C2[High Input Impedance]}
        C2 --{-}{-}{ } D2[Lower Noise]}
    end
end
{Highlighting}
{Shaded}

```

**Mnemonic**

“Current Bipolar Low, Voltage Unipolar High” - BJT vs JFET key differences



### Question 5(a) OR [3 marks]

Enlist methods to dispose E-waste and explain any one method of them.

#### Solution

##### E-waste Disposal Methods

**Recycling**  
**Reuse**  
**Incineration**  
**Landfilling**  
**Take-back systems**

**Explanation of Recycling:** E-waste recycling involves collecting, dismantling, and separating electronic waste into recoverable materials. Components are shredded and sorted into raw materials like plastic, glass, and metals (including precious metals like gold, silver, copper). These materials are then processed and can be used to manufacture new products. Recycling reduces environmental impact, conserves resources, and recovers valuable materials.

#### Mnemonic

“RRIL-T” - Recycling, Reuse, Incineration, Landfill, Take-back

### Question 5(b) OR [4 marks]

Compare PNP and NPN Transistor.

#### Solution

Parameter	PNP Transistor	NPN Transistor
<b>Symbol</b>	Arrow points inward to base	Arrow points outward from base
<b>Structure</b>	P-type, N-type, P-type layers	N-type, P-type, N-type layers
<b>Majority carriers</b>	Holes	Electrons
<b>Biasing voltage</b>	Base negative with respect to emitter	Base positive with respect to emitter
<b>Current direction</b>	Emitter to collector	Collector to emitter
<b>Speed</b>	Slower (holes mobility is less)	Faster (electrons mobility is more)

**Diagram:**

##### Mermaid Diagram (Code)

```
{Shaded}
{Highlighting}[]
graph TD
    subgraph "PNP"
        A1[P{-N{-}P Layers} {-}{-}{}] B1[Hole Carriers]}
        B1 {-}{-}{] C1[Negative Base Bias]}
        C1 {-}{-}{] D1[E to C Current]}
    end

    subgraph "NPN"
        A2[N{-P{-}N Layers} {-}{-}{}] B2[Electron Carriers]}
        B2 {-}{-}{] C2[Positive Base Bias]}
        C2 {-}{-}{] D2[C to E Current]}
    end
end
{Highlighting}
{Shaded}
```

### Mnemonic

“Positive-Negative-Positive (Holes), Negative-Positive-Negative (Electrons)”


### Question 5(c) OR [7 marks]

Draw and explain Input and Output Characteristics of CE configuration.

#### Solution


**Input Characteristics of CE Configuration:**

**Diagram:**



**Output Characteristics of CE Configuration:**

**Diagram:**



Active		Saturation
Region		Region
v		v

Characteristic	Description
<b>Input Characteristics</b>	Relationship between base current ( $I_B$ ) and base-emitter voltage ( $V_{BE}$ ) at constant collector-emitter voltage ( $V_{CE}$ )
<b>Output Characteristics</b>	Relationship between collector current ( $I_C$ ) and collector-emitter voltage ( $V_{CE}$ ) at constant base current ( $I_B$ )

#### Regions in Output Characteristics:

Region	Description
<b>Saturation Region</b>	Both junctions forward biased, $V_{CE}$ is small, $I_C$ is almost constant regardless of $V_{CE}$
<b>Active Region</b>	Base-emitter junction forward biased, base-collector junction reverse biased, $I_C$ proportional to $I_B$
<b>Cutoff Region</b>	Both junctions reverse biased, negligible current flows

#### Important Parameters:

- **Current gain ( $\beta$ ):** Ratio of collector current to base current ( $I_C/I_B$ )
- **Input resistance:** Ratio of change in  $V_{BE}$  to change in  $I_B$  at constant  $V_{CE}$
- **Output resistance:** Ratio of change in  $V_{CE}$  to change in  $I_C$  at constant  $I_B$

#### Mnemonic

“Input Shows Voltage Effects, Output Shows Current Control”