

Subject Name Solutions

4341105 – Winter 2024

Semester 1 Study Material

Detailed Solutions and Explanations

Question 1(a) [3 marks]

List advantages and disadvantages of negative feedback

Solution

Advantages of Negative Feedback

Increases bandwidth
Improves stability
Reduces distortion
Decreases noise
Provides better input/output impedance control

Disadvantages of Negative Feedback

Reduces gain
More components required
Complex circuit design
Possibility of oscillations if improperly designed
Increased power consumption

Mnemonic

“STAND” - Stability, linearity, Amplitude reduction, Noise reduction, Distortion reduction

Question 1(b) [4 marks]

Explain effect of negative feedback on gain and stability

Solution

Effect on Gain

Reduces gain by factor $(1+A)$
Gain equation: $A' = A/(1+A)$
More predictable gain values
Less variation in gain with temperature

Effect on Stability

Increases stability against temperature variations
Reduces sensitivity to component parameter changes
Prevents oscillations in normal operating conditions
Makes circuit performance more consistent over time

Diagram:

Mermaid Diagram (Code)

```
{Shaded}
{Highlighting}[]
graph LR
    A[Input] --> B[Amplifier A]
    B --> C[Output]
    C --> D[Feedback Network]
    D --> E[Subtractor]
    E --> A
    E --> B
{Highlighting}
{Shaded}
```

Mnemonic

“GRIP” - Gain Reduction, Improved stability, Predictable performance

Question 1(c) [7 marks]

Derive an equation for overall gain of negative feedback voltage amplifier.

Solution

Step	Equation	Description
1	$V_i = V_s - V_f$	Input voltage equals source minus feedback
2	$V_f = \beta V_o$	Feedback voltage is β times output voltage
3	$V_o = A \times V_i$	Output voltage is amplifier gain times input voltage
4	$V_o = A \times (V_s - \beta V_o)$	Substituting (1) and (2) into (3)
5	$V_o + A \times \beta V_o = A \times V_s$	Rearranging terms
6	$V_o(1 + A\beta) = A \times V_s$	Factoring V_o
7	$V_o/V_s = A/(1+A\beta)$	Overall gain equation

Diagram:

Mermaid Diagram (Code)

```

{Shaded}
{Highlighting}[]
graph LR
    Vs[Vs Source] -- "+" --> Sum1((Sum))
    Sum1 -- "-" --> A[A Amplifier A]
    A -- "-" --> Vo[Vo Output]
    Vo -- "β" --> FB[Feedback]
    FB -- "-" --> Sum1
    {Highlighting}
    {Shaded}

```

Mnemonic

“SAFE” - Source, Amplifier, Feedback, Equation $A/(1+A\beta)$

Question 1(c-OR) [7 marks]

Compare voltage shunt amplifier, voltage series, current shunt and current series amplifier.

Solution

Parameter	Voltage Series	Voltage Shunt	Current Series	Current Shunt
Input Signal	Voltage	Voltage	Current	Current
Output Signal	Voltage	Current	Voltage	Current
Input Configuration	Series	Parallel	Series	Parallel
Output Configuration	Series	Series	Parallel	Parallel
Input Impedance	Increases	Decreases	Decreases	Increases
Output Impedance	Decreases	Decreases	Increases	Increases
Application	Voltage amplifiers	Transconductance amplifiers	Transresistance amplifiers	Current amplifiers

[illegible]

“VISC” - Voltage In (Series/shunt), Signal Current (series/shunt)

Write application of UJT.

Applications of UJT

- Relaxation oscillators
- Timing circuits
- Trigger circuits for SCR and TRIAC
- Sawtooth wave generators
- Pulse generators
- Phase control in power electronics

“ROBOTS” - Relaxation Oscillators, Bistable circuits, Oscillators, Timing, Switching

Draw circuit diagram of Wein bridge oscillator and Hartley oscillator.

Wein Bridge Oscillator:

C1 R2
 R3

R4

Op{-amp }

C2

Hartley Oscillator:

C1

RFC

Q

L1

L2

L tap point

C2

Mnemonic

“WH-RC-LC” - Wein uses RC, Hartley uses LC


Question 2(c) [7 marks]

Draw and explain the structure, working and characteristics of UJT.

Solution

Structure of UJT:

Base 2 (B2)



Structure	Working	Characteristics
N-type silicon bar with P-type junction	Acts as voltage divider with intrinsic stand-off ratio	Negative resistance region in V-I curve
Three terminals: Base1, Base2, Emitter	When $V_E > V_{BB}$, it conducts	Peak point and valley point
Single P-N junction	Internal resistance decreases rapidly	Stable switching operation
Single junction but two bases	Generates relaxation oscillations	Temperature sensitivity

V-I Characteristics:

Mermaid Diagram (Code)

```
{Shaded}
{Highlighting}[]
graph LR
    Peak[Peak point] --{-}{-} Valley[Valley point]}
    style Peak fill:#f9f,stroke:#333,stroke-width:2px}
    style Valley fill:#bbf,stroke:#333,stroke-width:2px}
{Highlighting}
{Shaded}
```

Mnemonic

“PNVB” - P-N junction, Negative resistance, Valley point, Bases two

Question 2(a-OR) [3 marks]

Classify oscillators based on component used and operating frequency.

Solution

Based on Components	Based on Operating Frequency
RC Oscillators (Wien bridge, Phase shift)	Audio Frequency (20Hz-20kHz)
LC Oscillators (Hartley, Colpitts, Clapp)	Radio Frequency (20kHz-30MHz)
Crystal Oscillators (Quartz crystal)	Very High Frequency (30MHz-300MHz)
Relaxation Oscillators (UJT based)	Ultra High Frequency (300MHz-3GHz)
Negative Resistance Oscillators (Tunnel diode)	Microwave Frequency (>3GHz)

Mnemonic

“RCLCN” - RC, LC, Crystal, Negative resistance


Question 2(b-OR) [4 marks]

Explain UJT as a relaxation oscillator

Solution

Operation Stage	Description
Charging Phase	Capacitor charges through resistor R
Threshold Point	When capacitor voltage reaches peak point voltage (V_{BB}), UJT turns ON
Discharge Phase	Capacitor discharges rapidly through UJT's low resistance
Reset	UJT turns OFF after capacitor voltage falls below valley point

Circuit Diagram:



Mnemonic


“CTDR” - Charge, Threshold, Discharge, Repeat

Question 2(c-OR) [7 marks]

Sketch the circuit of Colpitts oscillator and explain working of it in brief

Solution

Colpitts Oscillator Circuit:



Component	Function
C1 and C2	Voltage divider network that provides feedback
Inductor L	Forms LC tank circuit with C1 and C2
Transistor Q	Provides amplification
RFC (Radio Frequency Choke)	Blocks AC while allowing DC

Working:

1. Tank circuit (L with C1+C2) determines oscillation frequency
2. Frequency formula: $f = \frac{1}{2\pi\sqrt{L \times (C1 \times C2)/(C1 + C2)}}$
2. Feedback through capacitive voltage divider
3. Transistor amplifies and sustains oscillations
4. Phase shift of 180° through transistor, 180° through feedback network

Mnemonic

“COLTS” - Capacitors form Oscillations with L-Tank circuit Sustainably

Question 3(a) [3 marks]

Define the terms related to power amplifier: i) collector Efficiency ii) Distortion iii) power dissipation capability

Solution

Term	Definition
Collector Efficiency	Ratio of AC output power to DC power supplied by the collector battery ($\eta = P_{out}/P_{DC} \times 100\%$)
Distortion	Unwanted change in waveform shape from input to output (measured as THD - Total Harmonic Distortion)
Power Dissipation Capability	Maximum power that amplifier can safely dissipate as heat without damage ($P_D = V_{CE} \times I_C$)

Mnemonic

“EDP” - Efficiency measures DC-to-AC conversion, Distortion alters signal, Power dissipation limits operation

Question 3(b) [4 marks]

Derive efficiency of class-A power amplifier.

Solution

Step	Equation	Description
1	$P_{DC} = V_{CC} \times I_C$	DC power input
2	$P_{out} = (V_{peak} \times I_{peak})/2$	AC power output
3	$V_{peak} = V_{CC}$	Maximum voltage swing
4	$I_{peak} = I_C$	Maximum current swing
5	$P_{out} = (V_{CC} \times I_C)/2$	Substituting max values
6	$\eta = (P_{out}/P_{DC}) \times 100\%$	Definition of efficiency
7	$\eta = ((V_{CC} \times I_C)/2) / (V_{CC} \times I_C) \times 100\%$	Substituting power values
8	$\eta = 50\%$	Maximum theoretical efficiency

Diagram:

Mermaid Diagram (Code)

```
{Shaded}
{Highlighting}[]
graph LR
    A[Class A] --> B["Maximum  $\eta = 25\text{--}30\%$ "]
    B --> C["Practical  $\eta$  50%"]
    style A fill:#f9f,stroke:#333,stroke-width:2px
{Highlighting}
{Shaded}
```

Mnemonic

“HALF” - Highest Achievable Level Fifty percent


Question 3(c) [7 marks]

Explain operation of Complementary symmetry push-pull amplifier

Solution

Circuit Diagram:

V_{CC}



Operation	Description
Positive Half Cycle	NPN transistor Q1 conducts, PNP transistor Q2 is OFF
Negative Half Cycle	PNP transistor Q2 conducts, NPN transistor Q1 is OFF
Crossover Region	Both transistors are almost OFF, causing crossover distortion
Bias Circuit	Reduces crossover distortion by providing slight forward bias
Efficiency	Higher than Class A (theoretically up to 78.5%)
Heat Dissipation	Better than Class A as only one transistor conducts at a time

Mnemonic

“COPS” - Complementary transistors, Opposite conducting cycles, Push-pull operation, Symmetrical output

Question 3(a-OR) [3 marks]

Give classification of Power amplifier

Solution

Classification Basis	Types
Based on Biasing	Class A, Class B, Class AB, Class C
Based on Configuration	Single-ended, Push-pull, Complementary symmetry

Based on Coupling

RC coupled, Transformer

Based on Frequency Range

coupled, Direct coupled
Audio power amplifier, RF
power amplifier

Based on Operating Mode

Linear, Switching (Class
D, E, F)

Mnemonic

“ABCDE” - A, B, C classes, Direct/transformer coupling, Efficiency increases from A to C

Question 3(b-OR) [4 marks]

Derive efficiency of class B push pull amplifier

Solution

Step	Equation	Description
1	$P_{DC} = (2 \times V_{CC} \times I_{max}) /$	DC power input (each transistor conducts for half cycle)
2	$P_{out} = (V_{CC} \times I_{max}) / 2$	AC power output
3	$= (P_{out} / P_{DC}) \times 100\%$	Definition of efficiency
4	$= ((V_{CC} \times I_{max}) / 2) / ((2 \times V_{CC} \times I_{max}) / 4) \times 100\%$	Substituting power values
5	$= (1/4) \times 100\%$	Simplifying
6	$= 78.5\%$	Maximum theoretical efficiency

Diagram:

Mermaid Diagram (Code)

```
{Shaded}
{Highlighting}[]
graph LR
    A[Class B] --> B["Maximum efficiency = 78.5%"]
    B --> C["1/4 100%"]
    style A fill:#bbf,stroke:#333,stroke-width:2px
{Highlighting}
{Shaded}
```

Mnemonic

“PIPE” - Pi divided by four Equals efficiency

Question 3(c-OR) [7 marks]

Differentiate between class A, B, C and AB power amplifier.

Solution

Parameter	Class A	Class B	Class AB	Class C
Conduction Angle	360°	180°	180° – 360°	<180°
Bias Point	At center of load line	At cutoff	Slightly above cutoff	Below cutoff
Efficiency	25-30%	78.5%	50-78.5%	Up to 90%
Distortion	Lowest	High (crossover)	Low	Very high
Linearity	Best	Poor	Good	Poor

Power Output Applications

Low
High-fidelity
audio

Medium
Audio power
amplifiers

Medium
Audio power
amplifiers

High
RF power
amplifiers

Waveform Comparison:

Class A:

Class B:

Class AB:

Class C:

Mnemonic

“ABCE” - Angle decreases, Bias moves to cutoff, Conduction decreases, Efficiency increases

Question 4(a) [3 marks]

Define (i) CMRR (ii) Slew rate

Solution

Parameter	Definition	Typical Value
CMRR (Common Mode Rejection Ratio)	Ratio of differential mode gain to common mode gain, expressed in dB $CMRR = 20 \log(A_d/A_{cm})$	90-120 dB Higher is better
Slew Rate	Maximum rate of change of output voltage per unit time $SR = dV_o/dt$	0.5-10 V/s Higher means faster response

Mnemonic

“CRSR” - Common Rejection Slope Rate

Question 4(b) [4 marks]

Explain Op-amp as a Summing amplifier.

Solution**Circuit Diagram:**

R_f

R_1

V_1 { V_{out} }

R_2

V2

Operation	Description
Working Principle	Virtual ground concept - inverting input maintained at ground potential
Output Equation	$V_{out} = -(R_f/R1 \times V1 + R_f/R2 \times V2 + \dots + R_f/Rn \times Vn)$
Special Case	When all input resistors equal ($R1=R2=\dots=Rn=R$), $V_{out} = -(R_f/R) \times (V1 + V2 + \dots + Vn)$
Applications	Audio mixers, Analog computers, Signal conditioning circuits

Mnemonic

“SWAP” - Summing With Amplification Property

Question 4(c) [7 marks]

Draw noninverting amplifier using op Amp and Derive equation of voltage Gain. Also draw input and output waveform for it

Solution

Circuit Diagram:

R_f
 V_{out}
 V_{in}
 $R1$
 GND


```
Offset    1    8    NC
Null    1
```

Input

Input	+ 3	6	Output
1	4	9	13
2	5	16	23
3	6	25	37
4	7	36	55
5	8	49	77
6	9	64	103
7	10	81	133
8	11	100	167
9	12	121	205
10	13	144	247

```
V{- 4 5 Offset}
Null 2
```

Mnemonic

“7-PIN” - 741 Pinout INcludes power, inputs, null, output

Question 4(b-OR) [4 marks]

Draw and explain inverting configuration of op-amp with derivation of voltage gain.

Solution

Inverting Amplifier Circuit:

 $R \setminus f$ $R \setminus i$

Vin V\out

GND

Step	Description
1	Apply virtual ground concept ($V^- \approx 0$)
2	Current through R_i : $I_i = V_{in}/R_i$
3	Current through R_f : $I_f = -V_{out}/R_f$
4	By Kirchhoff's current law: $I_i + I_f = 0$
5	Therefore, $V_{in}/R_i = V_{out}/R_f$
6	Voltage gain: $A_v = V_{out}/V_{in} = -R_f/R_i$

Mnemonic


“IRON” - Inverting Ratio Of Negative feedback


Question 4(c-OR) [7 marks]

Explain Op-amp as an Integrator.

Solution

Integrator Circuit:





Mnemonic

“STTR” - Sequential Timing Through Relay-like operation

Question 5(b) [4 marks]

Explain working of timer IC 555 using block diagram

Solution

Block Diagram of IC 555:

Mermaid Diagram (Code)

```
{Shaded}
{Highlighting}[]
graph LR
    A[Threshold Comparator] --{-}{-} C[SR Flip{-}Flop]
    B[Trigger Comparator] --{-}{-} C
    C --{-}{-} D[Output Stage]
    C --{-}{-} E[Discharge Transistor]
    F[Voltage Divider] --{-}{-} A
    F --{-}{-} B
    style C fill:#f9f,stroke:#333,stroke-width:2px
{Highlighting}
{Shaded}
```

Block	Function
Voltage Divider	Creates reference voltages of $(2/3)V_{CC}$ and $(1/3)V_{CC}$
Threshold Comparator	Compares threshold pin voltage with $(2/3)V_{CC}$
Trigger Comparator	Compares trigger pin voltage with $(1/3)V_{CC}$
SR Flip-Flop	Controls output state based on comparator inputs
Output Stage	Provides current to drive external loads
Discharge Transistor	Discharges timing capacitor when output is low

Mnemonic

“VTDO” - Voltage divider, Two comparators, Toggle flip-flop, Discharge, Output


Question 5(c) [7 marks]

Explain astable multivibrator of timer IC 555.

Solution

Astable Multivibrator Circuit:

Vcc




Parameter	Formula	Description
Charging Time (HIGH)	$t_1 = 0.693 \times (Ra + Rb) \times C$	Output HIGH duration
Discharging Time (LOW)	$t_2 = 0.693 \times Rb \times C$	Output LOW duration
Total Period	$T = t_1 + t_2 = 0.693 \times (Ra + 2Rb) \times C$	Complete cycle time
Frequency	$f = 1.44 / ((Ra + 2Rb) \times C)$	Number of cycles per second
Duty Cycle	$D = (Ra + Rb) / (Ra + 2Rb)$	Ratio of HIGH time to total period

Waveforms:

Capacitor Voltage:

Output Voltage:



Mnemonic

“FREE” - Frequency Related to External Elements

Question 5(a-OR) [3 marks]

Draw Pin Diagram of IC 555.

Solution

IC 555 Pin Configuration:

GND	1	8	Vcc
TRIGGER	2	7	DISCHARGE
OUTPUT	3	6	THRESHOLD
RESET	4	5	CONTROL

Pin Name	Pin Number	Function
GND	1	Ground reference
TRIGGER	2	Starts timing cycle when $< 1/3 VCC$
OUTPUT	3	Output terminal
RESET	4	Resets timing cycle when LOW
CONTROL	5	Controls threshold and trigger levels
THRESHOLD	6	Ends timing cycle when $> 2/3 VCC$
DISCHARGE	7	Discharges timing capacitor
VCC	8	Positive supply voltage (4.5V-18V)

Mnemonic


“GTORCTDV” - Ground, Trigger, Output, Reset, Control, Threshold, Discharge, Vcc

Question 5(b-OR) [4 marks]

Explain monostable multivibrator of timer IC 555.

Solution

Monostable Multivibrator Circuit:



C

2 Trg

Trigger

1 GND

4 RST

Parameter	Description
Trigger	Negative edge triggered at pin 2 ($<1/3$ VCC)
Pulse Width	$T = 1.1 \times R \times C \text{ seconds}$
Operating States	Stable state (output LOW) and quasi-stable state (output HIGH)
Reset	Can be terminated early by applying LOW to Reset pin

Monostable Operation:

1. Output normally LOW
2. Negative trigger pulse initiates timing cycle
3. Output goes HIGH for duration T
4. After time T, output returns to LOW
5. Circuit ignores additional trigger pulses during timing cycle

Mnemonic

“OPTS” - One Pulse Timed by Single trigger

Question 5(c-OR) [7 marks]

Explain bistable multivibrator of timer IC 555.

Solution**Bistable Multivibrator Circuit:**

Vcc

R1

8 Vcc

4 RST

Output

3

555

Reset
Switch o 6 THR
 o

Set o 2 TRG
Switch o

1 GND

State	Condition	Output
Set State	Trigger pin (2) momentarily pulled below 1/3 VCC	HIGH
Reset State	Reset pin (4) momentarily pulled LOW	LOW
Memory Function	Maintains state until changed by input	Stable in either state

Bistable Operation:

1. Circuit has two stable states (HIGH or LOW)
2. SET input (Trigger) makes output HIGH
3. RESET input makes output LOW
4. No timing components needed
5. Functions as a basic latch or flip-flop

Applications:

- Toggle switches
- Memory elements
- Bounce-free switching
- Level shifting
- Push-button ON/OFF control

Mnemonic

“SRSS” - Set-Reset Stable States