assignment vectors number literals

allows for duription of a circuits structure and (y, a, b); Verilog Assignments instantiating gale primitive continuous assignment: assign y = a & b use of boolean statements allows for description of a circuits function eg. ° - Dipo NOT AND OR ausign out = (aab)~l(cad); XOR ~& NAND 1 ° ~ ° ← l to R precedence ~ (NOR C = AB + BC + AC = AB + (in(A+B))eg2. full adder. S = ABBECIN module full-adder (input a,b, cin, output S, c); happen concurrently assign S = a^b^cin ; assign C = (asb) | cin & (a1b); :.order does not matter endmodule

basically an if statement wonditional assignment assignment assignment assignment assignment assign y = sel? 21:20; // a multiplexer

conditional = mux

combinational arithmetic

eg3. assign sum = a+b; assign diff = curr-prer; assign max = (a>b)? a:b; Vectors in Verilog

multi-bit inputs

MSB > LSB /___ databus wire [31:0] databus; – databus [3]] range of the wire: 32 bits — databus [30] __ databus[1] __ databus[0] eg 1 module add16 (input [15:0] a, b, output [15:0] sum, 2 16 bit upun + ofp output cout); 1 1 bit output endmodule module adder (95 input Cin, input [31:0] A, B, output Cout, out put [31:0] sum); multibet → wire [32:0] w1; wires must be declared asign w1 = AtB+ cin; auign sum = w1[31:0]; Cout Sum cassign cout = w1[32]; assigning the mub of a vector to another endmo dule areign cout: W1 [32: 10]; also valid assign A[15]: B[10]; also valid

. careful:
$$\int_{0}^{\infty} \int_{0}^{\infty} \int_{$$

which is a sperator which is a sign
$$(= \{\{4, \{a, [3], \}\}\}, \{a, [3], \}\})$$

0 = |0|0 = (-1)|1|0|0

Number Literals

· assigning values

assign s = 1; dec? hexa? oct? how many bits? · (Size): in bill

a = 1010, $\Rightarrow b = 10100000$

< radix > : b for binary, D..., h..., d...
< value > : number w/ optional underscores for readibility

assign s = <size>'<radix><value>;
assign s = 4'60001;

if a literal is assigned to a larger signal, it is zero padded at the MSB and if the opposite is done, it is truncated at the

MAB eg5. assign b:{a[3:0], 4'60000};









Parameter

- can be declared in the module header

syntax kyword rantantisname

module some_ mod #(parameter S/ZE=8)

[input [S/ZE-1:0] X, Y, can have
output [S/ZE-1:0] Z); mulliple

> X,Y [7,0] and So on

when instantiating

some_mod #(.size(value)) U1(x(a), y/b), z(c));

some_mod # (.size(value)) U1 (.x(a), .y(b), .Z(c)),

module adder # (parameter SIZE = 32) (
input Cin,
input [SIZE -1:0] A,B,

eg 6

input Cin,
input [SIZE -1:0] A,B,
output cout,
output [SIZE-1:0] sum);

assign { (out, Sum g = A + B + Cin;undmodule

operator to generate sum

