

Combinational Circuits

· o/r is a fⁿ of present inputs · surput \rightarrow soutput after a short propagation delay · knowing current input = predicting an output

Sequential Circuits


introduce the Idea of "state"

state of a urcuit basically contains into generated in the past, and that into is used to determine what the output will be for the current input

hence, of depends on present and past unputs.

: they have memory

eq. pressing and then releasing a button, but wanting its effect to last until another button u pressed





Bit 0


Storage

1. Call button pressed – light turns on

2. Call button released – light stays on

3. Cancel button pressed – light tu

sequential logic can't store a value ii) can store a value, but it can't be replaced 11 -> flickering on a off SR (set-reset) latch so when S4R are asserted / de-asserted at the same time, the output will oscillate, irl it will stabilize because one propagation is faster than the other, but it is impossible to know which one (Vj but now there is a time delay b/w inverter & and gate and so for a brief period the output does oscillate "call to R is longer than call to s" fixes above problem



vii) $nor \Leftrightarrow nand, \quad nr \longleftrightarrow and$ E Q+ F. Χ Q Store 0 trans-0 O parent

freq = 1 period we use only 1 clock in synchronously designed sequential circuits

(ns) (GHz)

period: 0 → 1