

Shift Register

a shift register takes a single input and passes it through a chain of flip-flops, at each dock when, the input progresses one stage Y—D1 Q1—D2 Q2—D3 Q3—D4 Q4—Q internal signals are required to connect the registers and must be declared as reg type

reg 91, 92, 93;

aways @ (posedge clk) begjin.

q1 (= y , q2 <= q1 ;

3; old values

module shift reg (input chk, y, output reg q);

order

doesn't matter

next page

another

· using vectors; sligting on command; changing direction module suiftreg (input clk, y, sh, rt, output reg q-out); reg [3:1] 9; always @ (posedge clk)

begin __ if (ch) begin __ if (rt) begin __ q[4] <= y; q[3:0] <= q[4:]

9[1] <= y;

only 3 assignments

-> // q - out (= q[3]; reguired

q[3:2] <= q[2:1]; can be assigned outside always assign q-out = 12 9[0] : 9[4]; endmodule reg [4:1] g; amgn g-ord = g[4]; always @ (posedge dk)
begin
g [4:1] (= { q [3;1], y };
und

all outputs:

q_out,


■ We might want output q_out, output [4:0] q_word); to be able to reg [4:0] q; access the whole word always@(posedge clk) begin rt asserted if (sh) begin if (rt) begin q[4] <= y; q[3:0] <= q[4:1]; 4 3 2 1 0 end else begin $q[0] \leftarrow y; q[4:1] \leftarrow q[3:0];$ end q_out / end end rt negated 4 3 2 1 0 assign q_out = rt ? q[0] : q[4]; essign q_word = q; endmodule

module shiftreg4 (input clk, y, sh, rt,

parallel in/out => [a:6] type 1/0 ← many senal in low =) wire type not v. imp " Serial Data Transfer one-bit at a type (sender) needs a parallel to serial converter (PISO) sen'al to parallel converter (SIPO) receiver module piso4 (input elk, ld, input [3:0) y, output q-out); reg [3:0] q, always @ (posedge UK) module sipo4 (input clk, y, begic output reg [3:0] q); if (ld) g < = y; always@(posedge clk) begin else begin 9[0] <= y[0]; 9[3:1] <= 9[2:0]; Shift $q[0] \leftarrow y;$ amenter $q[3:1] \leftarrow q[2:0];$ end endmodule assign q-out = 9[3]; and module \rightarrow serial in - parallel out parallel in - serial out

First- In-First- Out Buffer

same as shift registers, except each register is multibit



Memories


array of storage elements

each register is a single storage element and has a unique address

we should be able to select the register by its address and also read something out from the memories.

8:57

can access a single word (needs an adress signal)



defined as an array of type reg

8-bit x 1024 memory:
reg [7:0] mem-array [0:1023];

