



## Behavioral Modeling

describes how the circuit behaves, not how it is constructed; behavioral decign

(ogic synthesisers read the description and builds the circuit

## Combinational Always Block

eg | always  $(a, b) \leftarrow$  sensitivity list  $(a_{a}^{must}, a_{b}^{must}, a$ 

instead of writing out every signal in the sensitivity ust, sust put a \*

always @ \*

don't ever use, an assign statement in the always We

dont ever use an assign statement in the always blk

for a signal inside an always block, keyword reg

for a signal inside an always block, keyword reg is used outside the block to declare it

reg w1; always @ \*w1 = a & 6; assign out = w1;

endmodule

reg is more like a variable while a wire is

can't assign to reg using an assign statement

if output is assigned within the always block,
then in the module dela it should say:

output reg (name>);

reg [3:0] x = 4'boooo; is valid

multi-bit assign initial values

can use if statements (java syntax) in always
blocks (nested too)

if there's more than one statement in any of the
blocks, a begin ... end must be used in that
block.

= {} in c

Tin Verilog {} = concatenation

· group signals in always blocks only if it makes togical sense

```
case statements ( almost like switch)
       always @ *
case (sel)
eg 2.
        2'b00 : y = a;
2'b01 : y = b;
2'b10 : begin
y = C;
z = d;
end
defauti : y = 4'b0101;
endcase
                       It used in Decoder
     decoder is a one-hot output
                module decoder3_8 (output reg [7:0] d-out, input [2:0] ival);
     3-to-8
      decoder
                   always @ * ( case ( ival)
      Singhe
                         3'6000: d_oud = 8'600000001;
      statement >
                         3'b111 : drow = 8'b10000000;
                      endlase
                 endmodule
```

Implementing a multiplexer module mux4 (output reg q,
viput [3:0] d,
uput [1:0] sel); d(r)alucrys @ \*
begin
case (sel) 2'600: q = d[0]; 2'601: q = d[1]; 2'610: q = d[2]; 2'611: q = d[3]; unnecusay endrase und endmodule module 4 (output rg q input [3:0] d, input [1.0] sel); DOUBT alwaye @ \*
assign q = d[sel]; converts to dec? endmodule

	But what is an always block?
,	acts as an infinite Goop
	order matters as it is executed sequentially
•	order of placement of always block in the module doesn't really matter