

## Sequential Venilog

integrated into larger designs small blocks can be using instantiation we usually describe synchronous circuits (edge-trig-gered components)

the synthesis tools will generally convert designs to D-type flip-flop/registers

at the rising edge of the clock, input is passed to output Stright but reg.

I d q months assignment within the block only occurs assignment within the block only occurs with red and a support of the block o

flip-flop

different from combinational assignment

endmodule 8 individual  $\frac{8}{4}$  of  $\frac{8}{4}$ module multireg (input [7:0] d, input clk, output [7:0] q); always @ (posedge clk) qx=d;

falling - edge trigger: always @ (negedge clk) endmoduli

resuting values in a register asynchronous: whenever resut input is asserted, the contents over set to the reset value Synchronous: at rising edge, if reset is asserted,
then connents are set to the reset
value preferred module simplereg (input [7:0]d,
input Uk, 1st,
output reg [7:0]q);
always a (posedge Uk)
begin or posedge rst
sometimes if (! rst) > UK Иt q 1= 8'60000-0000 else active (ou) endmodule recommended use a synchronous reset

-	asynchronous reset:
	module simplereg (input [7:0]d, input Uk, 1st, output reg [7:0]q); always a (posedge Uk or posedge rst) begin  y (!rst) q (= 8'60000-0000; else
	input dk, nt,
	output reg [7:0]q);
	always a (posedge clk or posedge rst)
	begin reg is active low
	y (! rst)
	q <= 8/60000-0000;
	else
	$a \leq a \leq a$
	else q<=d; end
	endmodule

```
· multiple registers
     module multireg (input [7:0] a, b, c,
input dk, set,
output reg [7:0]q,r,s);
always a (posedge dk)
begin
             y (!rst)
            begin

9 <= 8'60000-0000;

1 <= 8'60000-0000;

5 <= 8'60000-0000;
              else begin
                                                       reset and the may be left out in the diagrams, but they should be there
               S <= C;
            end
      end module
```

Assignment

<= : non-blocking assignment combinational: =, order matters
synchronous: (=, order doesn't matter calways for always (poseage clk) wok into this but timing malters it is one after the other results in a register:
eq. a = b+c;


## Counters

burrary counters

increasing output value in each cycle

2 bit · 00 wunters can count

01 and repeat down also



module simple cut (input UK, Nt, output reg [3:0] q); always (a) C posedge UK)

begin,

if (rst) q = 4'b0000else q < q + 1'b1;

end

old value q < = q + 1'b1;

end

end

old value q < = q + 1'b1;

input unstorn value into counter (active high) input clk, rest,
input down, load,
input [3:0] ent\_in,
output reg [3:0] q);
always @ (posedge clk)
begin
if (ret) rst is not part of the body of the counter while wad is if (bad) if (down) q <= q - 1 ' b 1 ; q (= q + 1 ' b 1 ; endmodule