


state register combinational logic to determine next state logic to compute the output inputs , output combinational never put 1st in next next state state togic mapping FSM: m (tates => (log2m) buts to encode point is to uniquely define each state using minimum number of bits (not necessarily in accending order, just unique



```
module puse3 (input b; input UR, 15t, output x);
  wire n1, n0;
 reg $1,50;
assign n_1 = s_1^s_0;

assign n_0 = (v_{s_1} a \sim s_0 a_b) | (s_1 a \sim s_0);

assign x = s_1 | s_0;
always @ (posedge clk)
begin

if (rst) begin

s1 <= 1'b0;

s0 <= 1'b0;

end
        else begin

s1 <= n1

s0 (= n0;
endmodule
```

more complex circuits: opening a locked door by adding in a certain code Inputs: s,r,g,b,a Outputs: u a(rb'g') arb'g' ♥ Red2

1) envode states.

```
module pulses (input s,r,g,b,a, unput UK, 15t,
      wait " a reserved Tuput u);
parameter waite = 3'b000, start=3'b001, rd1=3'b010,
            blue = 3'b011, gren = 3'b100, red 2: 3'b10);
reg [2:0] nut, st;
                         returns 0 or 1
assign u = (st == red 2);
aways @ (posedge UK) begin
if (rst) st <= waite;
else st (= nst;
end
 always @ * begin
                           < default; protects self-transition
   nut = St;
    case (st)
         waite: if (s) nst = Start;
         stourt: if (a).
                       if (rk^bk^g) nut = red1;
                      else nst = waite;
         red 1: if (a)
                      if (bl~rd~g) rut = blue;
else rust = waile;
        ble: if (a)
                     if (gs ~rl ~b) nst = green;
use nst = wait;
```

```
green: if (a)

if (rs~gs~b) nst=red2;

else nst = waite;
             red 2 : nst = waite
default: nst = waile; endcase
```

	synchronous (pos)	combinational (*)
	get a register	no register (assignment u
,	⇒output is of a register	. =) output is of the adder
	x= a+b	0.0007
	THA X	
	CIK CIK	
		always
		V