


Schmitt-trigger Inputs

2 threshold voltages · VT - and VT+

when VIN > VT +, Vour switches to low

when VIN < VT-, vour switches to high



this one is more stable than a Standard inverter when viv rises slowly / fluctuates around VI

	Combinational PLA	
-	PLD: programmable logic devius	
•	PLA, PAL, (PLD, FPGA - examples	
	PLA: prog. Logic array) simple
,	PAL prog array logic	
	CPLD: complex PLD	} complex
	FPGA: field programmable gate array	
	SOM I SOP can be implemented on PLA	
,	<no input="" of=""> x < no of output> PLA</no>	

fixed-point Numbers

radix point has a fixed position among int and frac

int only (usually)

dis advantages

→ relatively small range of numbers that can be represent ed

Floating-point number

SXRE exponent: ligned fixed point int (radix: base (2 binary, 8 octal etc) significand: signed fractional fixed point no

Single precision (32 bits):

31 30 22 0

sign * Exponent Significand (mag)

Double precision (64 bits):

63 62 51

sign * Exponent Significand (mag)


• * is the sign bit of significand

significand is in sign-magnitude notation
exponent is in 2's complement notation

· radix is 2

L12 practice problems

- 1. Given the following input waveform and threshold voltages VT+ and VT-, sketch the output waveforms for each Schmitt-Trigger device below:
 - (a) buffer
 - (b) inverter



Page 1 ©2021 NTU

2. Implement the given truth table using the following programmable logic device. Indicate the inputs, outputs and programmed connections clearly on the PLA diagram.

(Hint: use Karnaugh map to first obtain a minimum-cost SOP Boolean expression for x and for y)

Inputs				Outputs	
а	b	С	d	Χ	у
0	0	0	0	1	1
0	0	0	1	1	0
0	0	1	0	1	1
0	0	1	1	0	1
0	1	0	0	1	0
0	1	0	1	1	0
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	1	1
1	0	0	1	0	1
1	0	1	0	1	1
1	0	1	1	1	0
1	1	0	0	0	1
1	1	0	1	0	1
1	1	1	0	1	0
1	1	1	1	1	0




Figure 6-22 Compact representation of a 4×3 PLA with six product terms.

Page 2 ©2021 NTU

3. A digital system uses a 16-bit fixed point representation for unsigned numbers, with 8 bits allocated to the integer portion and 8 bits allocated to the fractional portion.

The 16-bit data format (in 4-bit groups for easy reading) is:

xxxx xxxx yyyy yyyy

where xxxx xxxx is the 8-bit integer portion, and yyyy yyyy is the 8-bit fractional portion.

- (a) What is the smallest non-zero binary value that can be represented in this system? What is this value in decimal?
- (b) What is the largest binary value that can be represented in this system? What is this value in decimal?
- (c) What is the 16-bit representation of the decimal value 8.7? Is this an exact representation?

Page 3 ©2021 NTU