

nbinational cuits in VL uental cuits (mem te machine	
	hau
	- ح
	ی - اط
	- ر
	U

- special languages with special constructs for describing hardware

Intro to Venilog

venilog code code synthesizer hardware

leg. speed has synthesis tools

min area

constraints

HDL Prog. Lang.

Synthesize and optimise compiled to primitive instructions to run on an existing piece of hardware

•	modules
	designs are broken-down into modules - container a designer uses to encapsulate a unit of functionality
	- and gate, adder, etc
	- can contain instances of other modules
	-good designs have sufficient hierarchy with modules containing instances of modules containing instances of modules
•	declaration only assign & rad
eg I	module < name > (port 1, port 2, port 3);
	endmodule suigle wire, means of communication
eg 2	module (name > (input port1, port2, output port3); end module

describing a circuit by its internal structure 1. decrave module 2. introduce gates 3. have wires primitives in verilog to model gates: and, nand, or, nor, not, xor, xnor (y,a,b are signals) eg and (y, a, b) Leither ports or wires of input eg2 module w/2 input and. module simple_AND (input in1, in2, putput out); and (out, in1, in2); endmodule * ports = wire but ofp port can't be connected to an unput port. we wouldn't create a module for a gate that already exists as a primitive

structural design in verilog


· wires -> anchor pts to which you can commit logic -internal vives can be declared in a module using wire key word. wire int_signal; < 1-bit wire connects the gates · verilog module with gate level primitives - and-or-inverter - boolean exp: out = ((a·b) + (c·d))' module andorin (input a, b, c, d, output out); wire o1, o2; — no need to declare 1-bit wines and (91) (01, 9, 6); and (92) (02, c, d); nor \ 93/(out, 01, 02); identifism endmodule

half adder in verilog. sum ABB 2 i/p 2 o/u carry: A.B

module halfadder (input a, b, output sum, carry);

and g1 (carry, a, b); xor g2 (sum, a, b);

endmodule



· verilog rues - order of instantiation doesn't matter case sensitive - (- style comments (11 or /*....*/) - whitespace is ignored - identifiers · letter / unders were as 1st char · letter / numbers / \$ mustrit clash with keywords (input a, b output sum, coul) module halfadder (" cooks") module instantiation SZ = (ADB) DC $C_2 = AB + C(ABB)$ xor g1 (sum, a, b.) and of 2 (cout, a,b) endmodule FA = HATMATOR module fulladder (input A, B, CIN, output SVM, COUI) or g1 (cout, w3, w2)
hayf adder M2 (cin, w1, sum, w3)
half-adder M1 (A,B, w1, w2) endmodule alt: halfadder MI (a(A), b(B), sum(w1), cont(w2)); unused ports should be left as: b(), or complete