

(pu ← lache ← main memory ← storage memory

· (PU runs faster than external memony, so em tends to slow the system down
· a fast memony is needed to buffer blw CPU and main

memory - (A(NE)

it speeds up accesses by storing/fetching recently used data closer to the CPU instead of the main memory (slower access)

Requested data block

Requested Cache

Requested Cache


Request Cache

Request Main Main Memory


Requested data block

the required data and a number of its nearby data elements are fetched into cache

tut info memory is copied in blocks MB CPU if coops are maintained in blocks, program can run out of cache itsely cache



Principle of locality
once a byte in a program is accessed, it is likely that a near by data element will soon be needed.
→ locality of space: code/data that is close by is likely to be accessed together
be accessed together wed to justify transferring and cache in blocks
> locality of time: recently accessed code is likely to be accessed again
used to decide which item to replace in cache
ex. for (i=0; i< (0; i++) — temporal / time y[i] = a[i]* x[i] — local / space



enables us to uniquely identify each and every main memory location

Since CPU will use main memory address as referrence to receive into, we use that only to enable the mapping

Cache mapping

mapping

x. MM: 64k bytes  $\rightarrow 2^{16}$ cache: 256 bytes  $\rightarrow 2^{8}$ block: 24

cache: 256 bytes  $\rightarrow$  2° block: 24

offset: 4; block: 28/24  $\rightarrow$  4; tag: 16-4-4=8

ox (106  $\rightarrow$  000100010000010

tag = 0x11

block = 0x0

offset = 0x6

cru checks if the writet data from MM is in cache
by comparing the tag value associated with that
block with the tag value derived from MM's data's

if tag values match, its a cache hit

if tag values match, its a cache hit else, its a cache miss in which case, the corresponding data is transferred into cache

so we know which block to evice I not for direct mapping as that is one-to-one Cache Memory Replacement Policy when cause is full, deciding which block gets existed is based on this policy > least recently used (LRV) algo keeps track of the last time a block was accessed and evicts longest unused one disad: maintaining access history which slows cache down First in first-out (FIFO): the one that's been there longest disad: less efficient than LRU, does not take rusability into account Cache write policy special marking is done → CPU writer in cache-its a Durry block

dirry blocks must be written into memory → write through: (PU updates cache and main memory simultaneously


→ write back/upy back memory is only updated when block is selected for replacer before eviction to mauntaun data cohevency is selected for replacement. mirases potential cache coherency trafficon issue : copy in cache and Fysten write hit: Oll wants to mm is not the same. bus write to MM and that block is in the cache.


write miss	
	write allocate: MM block is loaded to cache  CPU reads cache  Thuture read writes are yield a cache hit follow one of the dirty blocks procedures
	rite no-allocate: CPU will write directly to MM 660Ck.
	Effective Access time
·	cache 4 mm are sequentially accessed  ⇒ access does not overlap
	EAT = Hx Access cause + (1-4) x (Access cause + Access mm)
	only read operations

virtual memony memory address address ad space 2 ad space 3 space 1 storage memory controller program memory controller System memory storage memory addressing — (LBA) 'addressing Virtual Memory addressing" logical block Etores a subset uses addresses generated by the compiler and allocated by the OS of the total addressing · Stores the entire program code and data. program odě and allocated by each program has its own data. VMA data is stored in different formats throughout address translation is required. done by OS

-	address space: range of discrete addresses corresponding to some physical or logical entity
	during prog compilation, every piece of data/code is assigned an address by the compiler
·	Those addresses are provided to the OS to get corrinto
·	compiler generated address $\frac{0.5}{}$ system memory address


	PHYSICAL = MAIN = SYSTEM
	a logical entity
	Virtual memony management
•	each prog has its own VAS (virtual address space)
	virtual address address used by prog, gen by compiler
	advantages:
-	os can isolate each VMS and prevent corruption  safe and efficient sharing among different program  with shared physical memory  allow 11t prog to run in the physical/system/  main memory simultaneously even if total size  of au is larger than PM size.
	VM uses both hw and sw to enable a computer to compensate for physical memory shortages
	temp transferring data from RAM to disk storage
_	'UM can be contiguous even if that info is not cont in physical memory good as software needn't do complicated boundary condition checking and management.





Translation lookaside buffer (TLB) SRAM - page table cache - contains subset of the table (or some / for quick access: page table exists in MM. fas+ memory) in the processor page# frame# "address translation information " all entires are valid VM add. page offset TLB TLBhit frame offset main mem page table update ( Wort Case. secondary numory (400) page

$$19 + 6 = 25$$
 $61K : |6$ 
 $32 \rightarrow 5$ 
 $812e : |6-5 = 1|$ 
 $2 \neq 6$ 



,0010,03

64:6 256:8

