

Chapter 5

Instruction Set

@2020 CCCE AIT

1



Chapter 5

Instruction Set

Data Transfer Instructions

Learning Objectives (5.1)

- 1. Describe how data in register and memory can be efficiently transferred.
- 2. Describe how byte-sized data can be access in memory.

©2020. SCSE/NTU

Instruction Set – Basic Categories

Non system-level instructions in a processor can be typically classified into three basic groups:

Data Transfer

ARM examples:

MOV R1,R0 STR R0,[R2,#4] LDR R1,[R2]

Data Processing

ARM examples:

ADD R0,R1,R2 SUB R1,R2,#3 EOR R3,R3,R2

Program Control

ARM examples:

B Back
BNE Loop
BL Routine

- Data transfer instructions that move data between registers and/or memory.
- **Data processing** instructions that modify the data in register through arithmetic or logical operations.
- Program control instructions that alter the normal sequential execution flow of a program.

©2020. SCSE/NTU

3

CZ1106 CE1106

Register Data Transfer

- Moves source operand to the destination register.
 - With MOV, the source operand can use either register direct or immediate addressing.

MOV R1,R0; make copy of R0 in R1

MOVS RO, #0; move 0 into R0 and set Z flag


• With move complement (NOT) MVN, the source operand is bit-wise inverted before moving into the destination register.

MVN R1, R0; R1 = NOT (R0)

MVN R0, #0; move 32-bit value of -1 into R0

R0 = **0xFFFFFFFF** after execution

©2020. SCSE/NTU



Memory Data Transfer

- Data in memory can be transferred to or from a register.
 - With LDR, the memory data at the effective address is moved to the destination register using various indirect register addressing modes.

```
LDR R1, [R0]; copy 32-bit value pointed by R0 into R1
```


LDRB R2, [R0]; copy 8-bit value pointed by R0 into R2 (byte zero-extends to 32 bits)

 With STR, the content in source register is copied to the effective address in memory using various indirect addressing modes.


```
STR R1, [R0]; copy R1 (4 bytes) starting at address pointed by R0
```

STRB R2, [R0, #1]!; copy byte in R2 to only one address at [R0+1]; then R0=R0+1

©2020 SCSE/NTI



CZ1106 CE1106 **Program Example (optimised version)** Copying a Block of Memory The code can be further optimised for speed and size by using the autoindexing feature. The register indirect with **post-index** autoindexing will **automatically** add the 4 offset to the array pointers after memory access. R0,#0x100; setup source pointer MOV R1,#0x200 VOM ; setup destination pointer R2, [R0], #4; memory to register transfer 100p LDR 20 cycles ; with post index autoindexing (4x5)R2, [R1], #4; register to memory transfer STR ; with post index autoindexing loop back 5 times Block copy 5 words starting at address 0x100 to 0x200



CE1106 Summary

- The **efficient** data transfer instruction **MOV** and **MVN** are probably the most commonly used instructions.
- Can be used with the register direct and immediate addressing modes.
- Memory data transfer requires the use of LDR and STR instructions.
- Numerous variants of register indirect addressing modes can be used.
- Memory data transfer instructions require two clock cycles to execute.
- Byte-sized memory access can be done using LDRB and STRB.
 - Byte moved into register is zero-extended.
 - Byte access of memory does not have data alignment restrictions.

©2020. SCSE/NTI



Chapter 5

Instruction Set

Arithmetic Instructions

Learning Objectives (5.2)

- 1. Describe the operation and uses of the basic arithmetic instructions in the ARM instruction set.
- 2. Describe how arithmetic operations influence the status of Condition Code flags.

©2020. SCSE/NTU

11

Instruction Set – Basic Categories

Non system-level instructions in a processor can be typically classified into three basic groups:

Data Transfer

ARM examples:

MOV R1,R0 STR R0,[R2,#4] LDR R1,[R2]

Data Processing

ARM examples:

ADD R0,R1,R2 SUB R1,R2,#3 EOR R3,R3,R2

Program Control

ARM examples: B Back

BNE Loop

BL Routine

- Data transfer instructions that move data between registers and/or memory.
- Data processing instructions that modify the data in register through arithmetic, logical or shift operations.
- Program control instructions that alter the normal sequential execution flow of a program.

©2020. SCSE/NTU

Arithmetic Instructions

- The basic arithmetic operations are Add and Subtract.
 - These arithmetic instructions involve three operands.

ADD R2,R0,R1

 Add and subtract can only involve registers or immediate values (as source operand).

ADD R2,R0,#4

 The ARM instruction set provides some variants of the basic add and subtract operations to provide more flexibility during programming.

ADD (addition)

SUB (subtraction)

RSB (reverse subtraction)

ADC (add with carry)

SBC (subtract with carry)

RSC (reverse subtract with carry)


©2020. SCSE/NT

13

CZ1106 CE1106

ADD Instruction

- Addition is a commutative operation that adds two source operands (order is immaterial).
 - But only rightmost operand can take on an immediate value. The other operands must be registers



 In order to influence the condition code flags (N,Z,V,C), the "s" suffix must be added in the mnemonic. R0 0x00000003 R1 0x00000006

R2 0x12345678

Before execution

R0 0x00000003

R1 0x00000006


R2 0x0000000B

After execution

©2020. SCSE/

Condition Code Flags and ADD

ADD can affect all the N, Z, V, C flags.




- The v flag when set, indicates an overflow when adding signed numbers.
- Overflow is detected when both signed numbers added have the same sign but the result has the opposite sign.
- The **c** flag when set, indicates an **overflow** when adding **unsigned** numbers.

©2020. SCSE/NT

15

CE1106 SUB Instruction

- Subtraction is a non-commutative operation.
 - All operands are register but the rightmost operand (subtrahend) can take on an immediate value.



- To influence all the condition code flags (N,Z,V,C), the "s" suffix must be added to the SUB mnemonic.
- RSB can be used to reverse the subtraction order.

RSBS R2,R0,#4; R2=4-R0

Before execution

R0 0×00000009

R1 0×00000006

R2 0×00000005

After executing SUB


0x0000009


0x00000006


R2 0x12345678


R0


©2020. SCSE/NT











Carry-based Arithmetic Instructions

- ARM provides arithmetic instructions that takes the carry bit into consideration.
 - These instructions are mainly used to support multi-precision arithmetic that involves data size larger than the 32-bit registers in the ARM CPU.

```
ADC R2,R0,R1; R2=R0+R1+C
```

ADD with carry

SBC R2, R0, R1; R2=R0-R1+NOT(C)

SUB with carry

RSC R2, R0, R1; R2=R1-R0+NOT(C)

RSB with carry

• Like the other arithmetic instructions, the "s" suffix can be added to the mnemonic to influence the condition code flags (N,Z,V,C),.

©2020. SCSE/NT

CE1106 Summary

- The ADD and SUB instructions are 3-operand instructions.
- Supports register direct and immediate addressing (rightmost operand only).
- Influence all condition code flags (N,Z,V,C) when "S" suffix is used.
- SUB is non-commutative. RSB allows the minuend to be an immediate value.
- Arithmetic instructions that incorporate the carry flag (c) can be employed for multi-precision arithmetic.

©2020 SCSE/NTI

23





Chapter 5

Instruction Set

Logical, Shift and Rotate Instructions

Learning Objectives (5.3)

- 1. Describe the operation and uses of the various logical instructions.
- 2. Describe the operation and uses of the various shift and rotate instructions.
- 3. Describe how multiplication and division can be done using bit shift.

©2020. SCSE/NTU

25

Instruction Set – Basic Categories

Non system-level instructions in a processor can be typically classified into three basic groups:

Data Transfer

ARM examples:

MOV R1,R0 STR R0,[R2,#4] LDR R1,[R2]

Data Processing

ARM examples:

ADD R0,R1,R2 SUB R1,R2,#3 EOR R3,R3,R2

Program Control

ARM examples:

B Back
BNE Loop
BL Routine

- Data transfer instructions that move data between registers and/or memory.
- Data processing instructions that modify the data in register through arithmetic, logical or shift operations.
- Program control instructions that alter the normal sequential execution flow of a program.

©2020. SCSE/NTU

Logical Instructions

- Logical instructions provide various Boolean operators.
- MVN is a two-operand instruction that does the NOT operation.

Example: MVNS R2,R2

R2 0x00000000 R2 0xFFFFFFFF N=1 and Z=0

Before execution After execution

The AND, ORR and EOR operators are three-operand instructions for the AND,
 OR and EX-OR operations respectively.

Example: ORRS R1,R1,#0x0000FFFF

R1 0x12345678 R1 0x1234FFFF N=0 and Z=0

Refore execution After execution

The "s" suffix can be used to influence the N and Z bits in the CC flags.

©2020. SCSE/NTU

27

CZ1106 CE1106

Logical Instructions

AND, OR and EOR Applications

- The basic logical instructions can be used to:
- AND clear specific bits in destination operand.
- ORR set specific bits in destination operand.
- EOR complement specific bits in destination operand.

AND truth table

A	В	Z = A.B
0	0 *	0
0	1	0
1	0 *	0
1	1	1

* Binary **0 mask** is used to **clear** the bit

OR truth table


Α	В	Z = A + B
0	0	0
0	1*	1
1	0	1
1	1*	1

* Binary 1 mask is used to set the bit


EX-OR truth table


A	В	Z = A⊕B
0	0	0
0	1*	1
1	0	1
1	1*	0

* Binary 1 mask is used to **complement** the bit



CZ1106 CE1106 **Program Example** Alternate LED Flashing Turn Green and Red LEDs on and off alternately. Green and Red LED states are mapped to bits 3 and 2 of R0 respectively. All other bits must not be affected during pattern change. AND is used to turn on the active-low LEDs and ORR is used to turn them off. Two patterns per cycle is needed to alternate the ON and OFF between LEDs. Vcc ; turn on Red (bit 2 = 0) Loop AND R0,R0,#0xFFFFFFB ; turn off Green (bit 3 = 1) ORR R0,R0,#0x00000008 output pattern in R0 and time delay **LED** R0,R0,#0xFFFFFFF7 ; turn on Green (bit 3 = 0) AND (green) ORR R0, R0, $\#0 \times 00000004$; turn off Red (bit 2 = 1) LED output pattern in R0 and time delay (red) loop back R0 Bit 4 3 Alternating patterns for bits 3 and 2 in R0





Doing Arithmetic with Shift

Shift performs multiply (shift left) or divide (shift right) by a factor of 2^N , where N is the no. of bits shifted.

```
e.g. 00000100_{2} (4) shift left 2 bits (×4) 00010000_{2} (16) shift right 1 bit (÷2) 00000010_{2} (2)
```

- In signed or unsigned **multiply**, binary "0" is shifted into the LSB of the register from the right using Logical Shift Left (LSL).
- In **unsigned divide**, binary "0" is shifted into the MSB of the register from the left using Logical Shift Right (**LSR**).
- In **signed divide**, the sign bit is shifted into the MSB from the left using Arithmetic Shift Right (ASR).



The "s" suffix is used on the data processing operator to influence the c flag.

©2020. SCSE/NTU

33

CZ1106 CE1106

Rotate Operations

- Rotate is also called **cyclical shift**, as no bits in the register is lost during the shifting operation.
- In basic rotate right (ROR), the bit shifted out of register is returned in at the leftmost end and is also placed into the **C**-flag.



• In rotate right extended (RRX), the C-flag is shifted into the register at the leftmost end, while the bit shifted out replaces the current C-flag.



©2020. SCSE/N

Shift and Rotate Mnemonics

- The ARM efficiently combines the shift operation with the data transfer or processing instruction.
- Shift operation is applied to the **rightmost** operand (2nd source operand).
- Number of bits to shift is specified as an immediate value or a value within a register (dynamic shift):

```
MOV R0,R0,LSL #1; R0=R0<<1

ADD R2,R1,R0,LSR #2; R2=R1+R0>>1

ADD R1 with 2-bit right shifted R0. Put result in R2.


ADDS R2,R1,R0,LSL R4; R2=R1+R0<<R4


Shift R0 by R4 bits before ADD with R1. Update N,Z,V,C flags and result in R2.

ORRS R0,R0,R0,R0R #1; R0=R0||R0>>1

OR R0 with a 1-bit right rotated version of itself. Set c flag if bit rotated out is 1.
```

35





CZ1106 CE1106 **Program Example (optimized version) Count Number of 1's** Count the number of binary 1s in register R0. • LSR is used to shift content in R0 1 bit at a time into the C flag. Then ADDC can be used to sum the 1s going into the C flag. Loop ends when RO has no more 1s and **z** flag is set Initial R0 = 0×22222222 MOV R2,#0 ; clear 1-counter for binary 1s 0x11111111 R₀ Loop MOVS RO, RO, LSR #1 ; 1-bit right shift to move LSB 0x00000000; into C flag R2 ; add C flag to 1-counter ADC R2, R2, #0 8888880x0 loop back if not zero R2 = R2 + 0 + C0x0000001 Count the number of binary 1s in R0

CE1106 Summary

- Logical instructions such as AND, ORR, EOR can be used to clear, set and complement specific bits in a register, respectively.
- Arithmetic shift instruction can be used as a fast way of implementing **multiplication** and **division** by values of 2^N .
- In the ARM, shift and rotate operations are used in **conjunction** with data transfer and data processing operations.

©2020 SCSE/NTU

39





Chapter 5

Instruction Set

Program Control Instructions

Learning Objectives (5.4)

- Describe the various conditional branch instructions and its uses.
- 2. Describe how conditional test can be implemented.

©2020 SCSE/NTU

41

Instruction Set – Basic Categories

 Non system-level instructions in a processor can be typically classified into three basic groups:

Data Transfer

ARM examples: MOV R1,R0 STR R0,[R2,#4] LDR R1,[R2]

Data Processing

ARM examples: ADD R0,R1,R2 SUB R1,R2,#3 EOR R3,R3,R2

Program Control

ARM examples:
B Back
BNE Loop
BL Routine

Covered in

Programming

Modular

ory..

- Data transfer instructions that move data between regi
- Data processing instructions that modify the data arithmetic, logical or shift operations.
- Program control instructions that alter the normal sequential execution flow of a program.

©2020. SCSE/NTU

Program Control Instructions

- These instructions facilitate the disruption of a program's normal sequential flow.
 - The disruption of sequential flow is implemented by modifying the contents of the Program Counter (PC).
 - The content of the PC can be modified directly or by using a Branch instruction.
 - A jump can be executed based on a given condition (e.g. if result of previous execution is negative) and this is called a conditional branch.
 - Conditional branch is useful for implementing:
 - conditional constructs (e.g. if or if-else)
 - loop constructs (e.g. for or while loops)

©2020 SCSE/NTI

43

CZ1106 CE1106

Conditional Branch (Bcc)

- ARM provides conditional branch using Bcc.
 - If the condition specified in the condition field (cc) is
 true, a displacement is added to the PC, otherwise next instruction is executed.
 - Bcc uses PC-relative addressing mode with a displacement range of ±32MB.
 - The **PC** value used to compute required displacement is **8 bytes** ahead of the current **Bcc** being executed.
 - Bcc is used with address labels that allows the assembler to compute the required displacement values.

```
BEQ Skip ; branch to Skip if Z=1 (EQual to zero)

: Z=0 cc = false


Skip MOV R1,R0 ; instruction at Skip
```





- ARM provides different conditional branch options.
- 15 possible conditions is permitted in the condition field
 (cc) using combinations of the N, Z, V, C flags.


e.g. Bcc	Operation and CC flag conditions	
B or BAL	PC ← PC ± n	Branch Always
BEQ	If $Z = 1$, $PC \leftarrow PC \pm n$	Branch Equal
BVS	If V = 1, PC ← PC ± n	Branch Overflow Set

- Flexible conditional branch can be programmed based on outcome of instructions prior to Bcc.
- The choice of condition (cc) is dependent on whether the test is for a **signed** or **unsigned** computation.









CZ1106 CE1106 **Comparing Signed & Unsigned Values** Appropriate conditional test must be selected based on the number representation used. For testing signed values, use GT, LT, GE, LE. SUBS R1, R1, R2; R1 = R1 - R2 e.g. **Destination** R1≥R2 ;jump to R1≥R2 if result is positive register gets R1≥R2 modified when we try to find For testing unsigned values, use HI, LO, HS, LS out if R1 ≥ R2 SUBS R1,R1,R2;R1=R1-R2 e.g. BHS R1≥R2 ;jump to R1≥R2 if R1 higher or equal to R2 R1≥R2 Note: R1≥R2 label is only for illustration. The "≥" is not a valid label symbol in the VisUAL ARM simulator

49

CZ1106 Conditional Test using CMP

- Use (CMP) instead of (SUBS) to compare values of two operands without affecting the operands.
- Comparing a register value (signed) to an immediate value.

```
CMP R1, #4 ; test (R1 – 4), where R1 is a signed no.

BGE R1≥4 ; branch to R1≥4 if result is positive (i.e. R1 ≥ 4)

:
R1≥4 :
```

Finding C string terminator (0) in memory pointed to by R0.

```
Loop LDRB R1, [R0], #1 ; read mem byte using post-index autoindex CMP R1, #0 ; test (R1 – 0)


BEQ Found ; branch to Found if value is 0

B Loop ; keep branching back to start of Loop


Found :
```

CZ1106 CE1106 CMP

- CMP subtracts the source operand from the destination register and sets the CC flags according to the results.
 - Destination register remain unmodified after CMP.
 - CC flags affected in the same manner as the subtract instruction (SUBS).



R1 modified to achieve desired flow control



Same flow control but R1 unchanged

©2020 SCSE/NTU

51

Other Conditional Test Instructions

- ARM provides several other operators that can be used to influence the conditional test flags.
 - These conditional test instructions do not modify the destination operand.
 - They do not need the "s" suffix to influence the condition code flags (N,Z,V,C).

CMN R0, **R1**; set (N,Z,C,V) based on R0 + R1

Compare Negative

TST RO,R1; set (N,Z,C) based on R0 AND R1

Test Bits

TEQ R0,R1; set (N,Z,C) based on R0 EOR R1

Test Equivalence

• The **c** flag for **TST** and **TEQ** can be influence by applying the shift and rotate operations on the source operand (rightmost).

©2020. SCSE/NTU

CE1106 Summary

- Conditional branch (Bcc) allows us to implement conditional and loop constructs.
- Appropriate (Bcc) conditions must be selected for the conditional test used.
- The (cc) choice needs to take into account of data type being used (i.e. signed or unsigned numbers).
- Appropriate operations (e.g. CMP or SUBS) are used to set the N, Z, V, C flags before conditional test can be done.

©2020 SCSE/NTI

53





Chapter 5

Program Example

Finding the Largest Number

Learning Objectives (5.5)

- Use appropriate data transfer instructions to retrieve memory arrays efficiently.
- 2. Use appropriate program control instructions to determine flow of program based on desired outcomes.
- 3. Implement a simple find max algorithm in ARM assembly.

©2020. SCSE/NTU

55

CZ1106 Program

Program Example

Find Largest Number (FindMax)

- Write an assembly language program to :
 - Find the **largest value** in an integer array and store the result in register **R3**.
 - The array consists of 10 unsigned numbers stored starting at address 0x100.
 - Things to note:
 - Use correct conditional test for comparing unsigned number.
 - Use appropriate register indirect to access each array element efficiently.
 - Set up appropriate count loop to access all 10 numbers

Address


Largest Value


R3 0x00000007

Number Array

Memory

©2020. SCSE/NTI





CZ1106 Conditional Execution

 ARM instructions can be conditionally executed based on the CC flags.

ARM code example

```
; C code
                                                  ; set CC based on r0 -1
                                R0,#1
if (R0 == 1)
                                                  : if (R0 == 1)
                                ELSE
                          BNE
R1 = 3;
                                                  ; then { R1 := 3}
                          MOV
                                R1,#3
else
 R1 = 5;
                                                  ; skip over else code seg
                                 SKIP
                                                  ; else { R1 := 5}
                  ELSE MOV
                                R1,#5
                  SKIP
```

• The conditional execution feature allows us to make the execution of each instruction dependent on the current status of the N, Z, V, C flags.

```
CMP R0,#1 ; if (r0 == 1)

Executes if Z = 1 MOVEQ R1,#3 ; then { r1 := 3}

Executes if Z = 0 MOVNE R1,#5 ; else { r1 := 5}

SKIP ..... ;
```

59

CE1106 Summary

- Register indirect addressing modes (with and without autoindexing) can be used to access array elements in memory.
- Conditional branch (Bcc) allows us to implement conditional and loop constructs.
- Appropriate conditions (e.g. Ls and NE) must be selected to implement the required test.
- Appropriate operations (e.g. CMP or SUBS) are used to set the (N, Z, V, C) flags before conditional test can be done.
- Conditional execution (e.g. MOVHI or ADDEQ) can be used to avoid doing conditional branching.

©2020, SCSE/NTI