

Comp org overwiew

- 4 subsystems 1) Processor-core (1) Signal Chain III) Memony iv) Comms and UI Signal Chain i) ADC - DAC (+filter) myguist: sample freq > 2* (signal freg)
- 11) Interfaces senal/parallel bits + single/bi direction
- input (output (I&O
- compatible if electrically + communication protocal
 - VON > VIH , VOL & VIH
 - o/1: output/input; H/L: high/low VIL min max Vol differential signals have better noise tolerance and can
 - be clocked at higher frequencies -> greater margin
 - → external interference cancellation
 - → difference b(w V+ & V- remains constant
 - no of bits, type of synchronization communications protocal: types of data + formatting

· Parallel Data transfer
- synchronous
→ preffered when systained high speed is needed
- prone to signal skew + crosstack - whit max clock free
frequency, number of lines
→ prone to signal skew + crosstate ← limit max clock freq frequency, number of lines temp, rapacitance, (ground plane helpst)
printed circuit board dimensions
- needs only strobe signed, simpler hw interface
J , , , , , , , , , , , , , , , , , , ,
Serial data transfer
- more complex hw interface, slower
- preferred for long distances
- simplex (ID), half duplex (2-D but 1 at a time), full duplex
→ sync (common clock signal); asyn (both have dock signal not the same, pre-flike clock freq is used)
-> sync serial data transfer
master/slave master reviewes data on pacage, passes on
provides work negedge, MSB first;
· SPI: surial puripheral interface : synchronous
> slave select low = start transfer
> Mosi / Miso used depending on direction of transfer
"> multiple stares alwaved
→ async senial data transfer
· sync words are used,
possible thew as 2 separate docks

· UART · universal as unchronous ressiver transmitter
· UART · universal asynchronous receiver transmitter (> idle : logic 1
> start: logic 0
transfer > baud rate: no of signal state changes second
> parity bit
> stop: logic 1
> LSB furst: waveform will have MSB first
receiver > internal clock rung at k* band rate (k=2,4 dc) no that sampling is at midpoint of data bit
Data transfer Mechanism
1) Polling (programmed 1/0
cov was 100% of resources to poll 110 port continuously once
control reg for data transfer have been initialised.
inefficient use of CPU; very simple SW implementation
i) Interrupt
· signal (Interrupt request) -> CPU \(\frac{40}{2}\) Interrupt Serivice routine (ISR) interrupt latency delay - uses a vector table WI indexes corresponding to IR's and a col
- uses a vector table WI indexes corresponding to IR's and goof
W/ ICRs
· complex hw, time efficient, allows prioritization
iii) DMA (Direct Memory Access)
controls Data transfer, shows same bus as CPU
mem - men, 1/0 pen - 1/0 pen , mem - 1/0 pen
gen address, read write ops
fel-ches data to DMAC buffer, then deposits it (Src - DMAC,
fel-ches data to DMAC buffer, then deposits it (\$rc - DMAC;

· Burst mode
> transfers multiple units, suspends cru for a while, fast
· Cycle Stealing
> one unit at a time can occur but (PU instructions/pipeline
stages > slow, cru is freen, preferred in fecurity sydems
> transparent mode
transfer only when CPU is not using bus
· Slowest
· least CPU disruptions
· complex his

backup storage HDD not SER DRAM, NOR cost, so read write 7 SRAM subject aurently executed courreg, buffer, VAND . 23P int system 1 storage: everytuing Memory · faster, more expensive , magnetic semi-condoctor logic = orientation of magnetic elements · large: 6 transistors → 2 · data flow → 4 : store data SSD, SRAM, DRAM, Flash O platter O track sector Shead surface all cells > VT => bit line 018:0 whinder track/sourface low power consumptione Volatile non volatic memory is accessed at page level TA = Ts + TR (request to head = request to track + track to sector) power supply=> data stored less wince, used in mass can access specific locations SRAM { XIP EEPROM larger blk
factor
clieaper combined 1/0 databus 4 no of track to access slower, cheaper - NAMAL X . disk defragmentation -NOR) not exactly but they make it work smaller: I transictor: charge flow zone bit recording format
LBA: legical black addressing (2,50 bytes of data) l capacitor : holds charge CHS: willinder, head, sector performance: itsnage, high RPM 1 → charged; 0 → discharge any cell has V > VI (logic 0) => bit line o/p = 0 are addressing schemes C2D every read destroys data: rewrite is needed: FCT: floating gate transistor expensive as comp to NAND · mosfet 7:00 flash supports XIP 2 states: Frased > logic 1 limited read twrite periodic refrest, large can store program code Programmed > 0 power consumption expensive random reading v Longevity: erase at block hul 1) wear levelling separate data, address lines to program: large +n voitage ii) external KAM buffer iii) error correction code check state: inject voltage b/w VI < V < VT = increased threshold prog small & light as comp to HDD if ON ⇒ erasid if OFF ⇒ programmed and faster

Carhe

· fast go-blw between CPU & system small parts of memory are transferred to the cache based i) Principle of locality

I ocality of space (sequential) (b) (b) (cal)

I (ocality of lune (100p) (temporal) · cache mapping: direct mapped >main memory address com cache add tag but offset > offset kits = logz (size of block) [size of cache block=] logz (size of MM/(size of cachet blocksize)) >block bits = > tog bits = whatever is left. >tag values are compared to dreck it the memory is correct · cache memory replahement

i) LRU (least recently used) (slows down cache)

ii) FIFO (one that has been there longest) (doesn't take russability into account) lous crowding system write policy : CPU writes in cache & main memory i) write through memory is only updated when block is selected ii) unite back: for replacement cache wherenus issue

-	write miss: when block that CPU wants to update is not in the cache
	is spite allocates and black to each
	i) write allocate: get block to cache ii) write no-allocate: write directly in main memony
٠	effective access time: EAT = H* Access cache + (1-H) Access min
	Virtual Memory
	address translation is done by the OS
	ad space 3 ad space 2 system memory controller storage memory storage memory addressing addressing addressing withdle Memory addressing addressing addressing
-	Virual address: address used by prog, generated by compile
	UM can be contiguous
,	address mapping: paging
	VM size > memory size -> the word size is same
	UM PIMIS M valid offset is the same _ OVM → MM add
	page frame no of VM page # 1 o # 2 CPU -> cache hit/m
	page frame no of vM page # off (2) CPU → cache hit/mi bits det by M2e physical frame# off (3) hit → CPU takes inf from cache tag block off (miss) → cache manage
	tag block off miss - cacu manag

page table Gin MM


eransprs info from upsum/ storazi

TLB: translation lookaxide buffer → in processor

J

Subset of page table

VM add. | page | Officer



	W12
-	unsigned number: corry=1 => overflow > overflow > nothing coron
	signed number: overflow=1 => overflow => covrry => not indicative of much
•	multible anith: ADD RO, RO, RI ADC R2, R2, R3 R2, R1 R2, R1 R2, R0
	2's comp range: $-2^{N-1} \rightarrow 2^{N-1} - 1$
-	fixed-point representation: range vs pruin on
,	feoating point: \(\frac{1}{2} \) \(\frac{1}{2}
	range: (-9.99*10199 -> 9.99*1049)
	size of exp: range size mantissa & value of exponent: precision
	std: 1 digit before radix (binary: 1) overflow -91×10-99 -1×10-99 1×10-99 1×10-99

| IEEE 754 | S
$$\leftarrow 8 \rightarrow \tau - 23 \rightarrow 32 \text{ bits} : 1 \text{ exp.} \in | \text{frac } \text{f} | \text{ bits} : 27 \text{ float } \text{ c} | \text{ frac } \text{ f} | \text{ bits} : \text{ S lxp } \text{ E | frac } \text{ f} | \text{ bits} : \text{ S lxp } \text{ E | frac } \text{ f} | \text{ bits} : \text{ S lxp } \text{ E | frac } \text{ f} | \text{ bits} : \text{ S lxp } \text{ E | frac } \text{ f} | \text{ bits} : \text{ S lxp } \text{ E | frac } \text{ f} | \text{ bits} : \text{ S lxp } \text{ E | frac } \text{ f} | \text{ bits} : \text{ S lxp } \text{ E | frac } \text{ f} | \text{ bits} : \text{ bits} : \text{ bits} : \text{ bits} : \text{ frac } \text{ frac } \text{ f} | \text{ final } \text{ final$$

32 bits IEEE754 (flooting pt) - precision changes range: $-2^{\dagger}2^{128} \rightarrow v 2^{128}$ - precision: less than 2^{-126} fixed point - uniform precision range = 2³² unsigned max precurion = 2³²

solns. offset: 210:10 bits 1 20000001 $\frac{\text{digi+al}}{\text{ret}} = \frac{V}{\text{ret}} \times \frac{2}{1.5}$ $V = \frac{3}{2} \cdot 0.75$ 0000000 OIP = IIP × 2ⁿ Vref 1 = E - 12 7 E = 128