

Memory

Semi-conductor based magnetic-based

solid state drive

(F, SD, muni SD)

memory 1 C chips

Jolid state drive

(SSD)

thumb drive

HDD is being replaced by SSD in laptops these days but is used as the main storage element in Data (enters used for cloud storage no code directly from these support XIP (execute in place)

system memory storage memory mocelson CPU NOR MDD flash memory info transfered diving numbine Reg 0 22 DRAM Storage ICs Cache SRAM contains all code/ contains code/data used during run-time Data of au memory

program and data in comp

system

Subset of active

program running

function V/s cost

fastest access time

Smaller

Access Times

Smaller

Access Times

Floppy Disks

Volatile v/s Non-Volatile

data is lost when power is data is retained even when removed power is lost

temporary storage permanent storage

· System memory usually typically main storage

SRAM, DRAM FLASH, magnetic Hard disk

Semiconductor Memories

·	based on semiconductor integrated circuits (IC)
٠	used in _ processor internal memories _
,	types of memory register → SRAM buffers → DRAM cache → Flash memory SRAM, DRAM, So int system memory → SSD based on FLASH based storage memory
	bulk storage memory (in an array) consisting of fLASH memory ICs

Volatile Memory

1 RAM: Random Access Memory static RAM

static RAM power of data is stored as long as supply is applied - (arge 4-6 transistors → fast access time - now power consumption (both active and standby)

dynamic RAM - periodic refresh regured

→ Small (| capacitor + 1 transistor)

- slower

5 databus

-> high power consumption due to penodic refresh to maintain data integrity.

	TI (WE:	wnte	read
١.	address		
2.	_	address	address

3. Write enable (WE) - رح . ME · OE 4. output enable (OE)

memory takes up the maximum space in most systems microprocesson.

•	sram has an array of memory cells and each cell contains 1-bit
	every row of cells makes 1 word (8 cells) = 1 byte
	enabled by word line which is decoded from address
,	out of the 6 transistors / per cell:
_	+4 form the invertor logic which basically stores the logic state of said cell. +2 control the data in 4 out of the cell.
-	2 control the data in a out of the cell.

	DRAM
	1 transistor
	-> controls from of charges in 4 out
	1 capacitor
	1 capacitor holds charge which is used to determine the log value.
	value.
•	write: by enabling transition (both cases)
	1 ⇒ charge capacitor
	Write: by enabling transvilor (both cases) 1 ⇒ charge capacitor 0 ⇒ discharge capacitor
•	read: enable translator, read charge of capacitoris
	read: enable transistor, read charge of capacitors
	destroys the and
	destroys the data of og data must be rewriten after every read.
	capacitor changes leak over time - :. periodic refreshe are required
	apacitos charges seak over cirra - : portoda refreshe
	are required

we use Synchronous Dynamic Random Access Memory (SPRAM) now

has a dock to sync data transfer

employs pipeline architecture

Non-Volatile Memory

UV to erase

EPROM: erasable programmable ROM

EERROM: electrically erasable programmable ROM

electrically possible

Possible

· Floating gate transistor (FGT) in MOSFET

2 states of FGT Programmed State: excess electrochs in FGT Stay even when prover is removed.

to program, a large positive voltage is applied.

et xV be the threshold in the crased state to turn

once that voltage is applied and FGT is in the programmed state, the threshold increases to V_2

erased state logic 1: no charges: transistor ON prog. state logic 0 contains charges: transistor OFF · checking of state: inject a voltage $V:V, < V < V_2$

if the FGT is ON = erased (tate OFF => prog state

" programming" → modifying cell content from 1 to 0
"crasing" → 0 → 1

	FLASH: and based on FGI NOR
wmp. : to EEPROM	can be enabed in larger block size fabler access speed costs less
1.	NOR FLASH
,	cells are connected w/logic similar to NOR any cell has Vostage > VT => erased state but line OIP = 0
,	supports execute in place or XIP
	which can be run directly from flash w/o loading into RAM
	allows random reading by address only writing is complicated
-	erasure has to be done at block level
	can be used as cystem memory (store code) or general storage memory
	has separate address and datalines

2 NAND FLASH

memory cells are connected by nand logic: all cells are > VT ⇒ bit line 0/P = D

· does not allow XIP · all memory is accessed at page level

(pages form a block) multiple data bytes

· less connecting wires, more compact and hence used in mass minory storage de vicus -> us B.

mobile
(SS) uses one combined databus for I/O I: command, address, data

O: data.

ELPROM	FLASH
more expensive	faster erasure
<u>'</u>	faster vrasure Larger capacity
	,

System VIs Storage Memory

1. System Memory

stores run-time program and code is executed directely

can be: internal: SRAMIDRAM I NOR Flash external: NOR Flash

DRAM doesn't inherently support XIP but inverface new the controller make it work

2. Storage Memory

· stores all code and programs of the computer system

code cannot be run from here any and all kinds of memory can be used.

semiconductor memory end

main mass storage magnetic HDD semiconductor SDD Magnetic HDD records data by changing orientation of tiny magnetic elements longitudinal recording: cells are on the surface perpendicular recording: cells are I to disk cells are on the surface surface disk => platter I data is stored on both surfaces track = (ylinder (numbers) scctor: header, data, traller sync into lvor correction code no of head = surfaces head to cylinder = total no of tracke MDD mansfer rate minimum a) sux time (Ts) → time to track buck size Rotational Delay (TR) -> time to sector c) Access time (Ta') - time from request to when points is at head. d) transfer time (Tr) → time reg to transfer data after head is in position TA = (TS + TK) total time: TA+Tr

Tr depends on RPM (convert to RPS) TR = 0.5 (ang TR) Tr = time to traverse target sector Dt + Ds = bytes per track N = no of bytes to read. N/D++Ds = data to read / data on track = time taken to read data time of one rotation TT = N RPS+DT DS DT: track density (no of sutors / track) D: no of bytes/sector · disk defragmentation ensuring data that must be accessed sequentially is stored in consecutive sectors pracks · Physical layout: instead of having same no of sectors / track,
size of sectors is now kept constant
[: more sectors on the other tracks Zone bit recording format

better use of recording media

more complex

J	1	s: cylinder, head; dundant now
ii) LBA: logical	block add	
Linear	r addressi	
18 bits First	block : 18	A D
$\frac{1}{T}$ second	: L	BA = [
allows and so	מס ס	
for		
128 PByte addressi (2150 bytes)	ng	
		t: logical is more
physical vis logi	cus lugove	t logical is more Standardised
		plancical is do
		physical is de on type of HD not standard
		not standard
		derius.
cache & butters ar	e used for	speed
cache & buffers ar cimitations	,	
_		has to be sequentia

SSD: Solid State Drive

based on NAND/NOR Flash

more expensive than HDD


has limited program-erase yells

rechniques used to increase longitivity

1) wear levelling: dist data uniformly 2) use external RAM as buffer to minimise number of read and write

3) error correction code

M all this mean time to fallium bendrmark. MTFB block diag:



address translating from Logical to physical layout caching + buffering wear leveling algorithm

V/5 SSD HDD pricey inited evaluer cycles lower cost per bit · ∞ erasure cyclis mechanical parts: motion bust to movement sensitive heavy, large size · small + light · faster transfer rate · slow transfer rate · EEPROM > FLASH NOR > NAND · SRAM > DRAM flash for large value: NAND (cheap)

Non-vol for system memory of processor: NOR (XIP)

memory for smartphone: DRAM (Cheap + lots of Read) mite remove Flash) · cache of up: SRAM (small and fast, volatile) . volatiles support a lot of read & write fⁿ
- wer config: NAND (not volatile, must stay after power