

---

---

---

---

---



# Instruction Encoding


- what do i include?
- instruction type
- operands
- condition for conditional execution
- other flags

## A Arithmetic & Logic Instruction

ADD, ADC, SUB, SBC, RSB, AND, EOR, RSC, ORR, BIC

①

4 bits each  
XXXCCS Rd, Rs1, Rs2, {shift #}




②

{shift Rshift}

③

Rd, Rs1, #immediate (rotated)



31	28	24	21	19	16	15	12	11	7	6	5	3	0

1. ADD R0, R1, R2, LSL #5

31	28	24	21	19	16	15	12	11	7	6	5	3	0
1110	000	0100	0	0001	0000	00101	00	0	0010				

no  
condition

all  
reg

add

1

first  
source  
R1  
no  
flag  
set

dest.  
R0

5

LSL

second  
source  
R2

shift w/ immediate

if no shift,  $3 \rightarrow 6 = 0$  (as is)  
and  $7 \rightarrow 11 : 0$

2. SUBS R4, R3, R2, LSR R5

31	28	24	21	19	16	15	12	11	7	6	5	3	0
1110	000	0010	1	0011	0000	0101	01	1	0011				

no  
condition

all  
reg

sub

1

source 1  
R3  
flag  
set

dest

reg R5

LSR

source 2

shift w/ reg

3. RSBFQS R5, R3, #20

31	28	24	21	19	16	15	12	11	7				0
0000	001	0011	1	0011	0101	0000	00010100						

EQ  
cond.

immed  
late  
add.  
in 3rd.

RSB

1

source 1  
flag  
set

dest

no rotate


number

B


## Comparison Instructions

TST, TEQ, CMP, CMN

XXXCC R<sub>s1</sub>, R<sub>s2</sub>, {shft #}




XXXCC R<sub>s1</sub>, #immediate (rotated)




C

## MOV instructions.

XXXCCS R<sub>d</sub>, R<sub>s</sub>, {shft #}



XXXCCS R<sub>d</sub>, R<sub>s</sub>, {shft Rshift}



LSL R1, R2, #5 converted to MOV R1, R2, LSL #5

1.

31	28	24	21	19	16	15	12	11	7	6	5	3	0
word	000	1101	0	0000	0000	00000	00	0	0101				

2.


31	28	24	21	19	16	15	12	11	8	7	6	5	3	0
0001	000	1101	0	0000	0001	0010	0001	0011	0001	0011	0001	0011	0001	0011
cond	all reg	MOV	not set	dest=0	source R1	reg R2	↑ LSL reg	↑ source reg R3						

3.

31	28	24	21	19	16	15	12	11	8	7	0				
1110		001		1101		0		0000		0001		0100		01000000	
nocond				immed iate				MOV ↑ not set				dest: 0 R1			


D

## BRANCH




E

## LDR/STR




## PUBW

1. LDR R0, [R2, #4]



pre  
add offset load  
word  
no write back


2. STRB R0, [R2, #-4]!



PUBW

F

LDM/STMF<sub>XCC</sub> R<sub>SW</sub>, {register list}



^ don't care

one bit  
for each reg.

PU	Instruction
10	STMPD
01	LDMFD
00	STMFA
11	LDMFA