


Instruction Encoding

what do i include? instruction type operands → condition for conditional execution → other flags Arithmetic & logic Instruction ADD, ADC, SUB, SBC, RSB, AND, EOR, RSC, ORR, BIC 4 bits cach XXXCCS Rd, Rs1, Rs2, {shft # 21 19 16 15 12 11 v- S Rs1 Rd Rd flag dest fishft Rshifty (2) (3) Rd, Re1, #immediate (rotated) 24 # rot 8 bit immediat 00



comparison Instructions B IST, TEQ, CMP, CMN XXX CC RS1, RS2, 4 Shft # 5 21 19 1615 1211 765 4+ 1 Rs1 0000 Smift size shft 0 Inst. Cond 000 1 source 1 no dest source 2 has to be XXXCC Rs1, # immediate (rotated) 24 21 19 16 15 12 11 1 Rs1 8 bit imme 0000 # rot 001 | Inst land Mov instructions. XXX (CS Rd, Rs, 4 shft #} 21 19 16 15 12 11 7 6 5 nst. | S | 0000 | Rd | Shift size | Shft 0 Inst. 000 XXXCCS RdRs \shft Rshift} 24 21 19 1615 1211 8765 1nst S 0000 Rd RShift Oshft 1 RS 000 Inst LSL RI, R2, # 5 converted > MOV RI, R2, LSL #6

MOV RO, RS

1_

BRANCH

31 28 24 23


Cond 101 L Offset R

7 vink or not

101 26 bits r shift by 2

means branch tentory range: ±32 MBytes

E LDR/STR



	PUBW
l.	LDR RD, [RZ, #4]
	3 28 24 21 19 1615 1211
	3 28 24 21 19 16 15 12 11
	' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '
	pre 1 add offset boad
	word
	no with back
	0.00 m
2.	STRB RD, [R2, #-4]!
	3 28 24 21 19 16 15 12 11 10 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0
	*UBW
	7 0 8 00
F	LDM/STMFXCC RSW, & register list; 31 28 24 21 19 16 15 Cond 100 PU^W L RS Register List
	31 28 24 21 19 16 15
	Lond 100 PU^W L Rs Register List
	^ dm't care PU Instruction 10 STMFD
	Me hot 01 LDMFD 00 STMFA
	for each reg- 11 LDMFA