

Addressing Modes

1 Assembly Program

assembly level statements are called mnemonics

Thave a one-to-one correspondence with a binary pattern

(aka machine code) that is directly understood by CPU

muumonul add. memory in ARM we have 0x00 0x00 MOV RI, RD CMP RO, R2 0000 OXID 0x002 0xA0 BLE Flee MOV R1, R0; b=a B Skip 0x E1 0x 01 MOV RZ, RI ELSE MOV R1, R2; b=c 0x 20 Skip: 0xA00xE1 ARM assembly program eq vde nemny hardware-dependent. if (a>c) b=a; we address the architecture of the processor directly. else b=C: c program equivalent. hardware-independent, HLL

can be converted into machine code for any processor

more flexible

by an assembler

2. Assembly Language

have a faster execution speed
gives you power over choosing the memory space
rather than leaving it up to the compiler
enabling a more compact program size

more efficient code

enabling a more compact program size can have a hybrid mix: C, assembly.

exploit a particular feature of the processor's ISA

HLL may not exploit optimized instructions

directly addressing modes and features available set arch to produce efficient code

wed when:

→ parts of the system kurnel are being constantly executed
→ 1/0 intensive codes
→ time critical code: sensors and reactions eq. Anti-lock
break

- embedded system.

3. Addressing Mode AM

· now is data is accessed rather than processed · correctly allows the CPU to identify the actual operand or the address location where the operand is stored

· AM ty pes

> Register direct

1 mmediate data

→ Register indirect

→ Register indirect with offset

→ Register indirect with index register

→ pre and post auto-indexing

Addressing Mode	ARM	Intel
Absolute (Direct)	None	MOV AX,[1000h]
Register Direct	MOV R1,R0	MOV AX,DX
Immediate	MOV R1,#3°	MOV AX,0003h
Register Indirect	LDR R1,[R0]	MOV AX,[BX]
Register Indirect with Offset	LDR R1, [R0,#4]	MOV AX,[BX+4]
Register Indirect with Index	LDR R1, [R0,R2]	MOV AH,[BX+DI]
Implied	BNE LOOP	JMP -8

0	1		$\dot{\sim}$
	2	1	D
Δ		Hn	و

1x D000

R2 Dx 0000 · operand is the content of the specified register

4 Register Direct

both for source and destination eq. MOV R1, RO

very fast access cause no need to memory: used to optim ise execution speed

· all 16 registers of ARM can be a register direct operand (src/dst) (doesn't matter)

MOV R3, LR; IR : linked register > MOVS Mov

eg. MOV R1, #3

symbol → immediate value can only be a source · loading constant values into registers

read about


RO, RO; tests for Norz Condition in RO PC, R1; makes execution flow of processor jump

5. Immediate Addressing

operand is directly specified within the instruction itself

how to encode 32 bit? instruction → 32 bits = opcode toperand

ARM allocates 12 bits for the immediate operand.



6 Register Indirect

register direct and immediate addressing do not allow (PU to access operands stored in memory

· C variables and arrays are usually Stored in memory

· how do you specify a 32-bit address in a memory

using a 32-bit long instruction

→ ARM specifies a 32-bit address of the operand in a 32-bit register

→ the register with the memory address points to the memory is cation where the operand is stored : register points to the memory location where the

· ARM uses LDR and STR mnemonics for indirect

LDR

LDR: Loads / reads memory content to a register

LDR R1, ERO] go to memory address and copy

dst 2 src subsequent locations until 32-bit

reg is full (ARM: 4 memory locat
ions worth)

by dat a alignment, the 4-byte data to be written or read must start at a memory location that is a multiple of 4 Ly else performance degradation

str (read store) STR: copies register content to memory STR R1, [RO] f f dst, memory src, reg 7. Register indirect with offset · adds a specific offset value to the indirect register to compute the effective address (EA) in memory if R0 = 0x0100

î = base add. if will take data from 0x 107

dst, reg value of R0 is unchanged · prog. example i[i]: 0x104-0x107 neg to reg $\int MOV R2$, #Ox/OO // initialise base add. into R2 // MOV R1, #F // Value into R1 reg to $\int STR R1$, [R2, #O] // STR R1, [R2, #IO] // STR R1, [R2, #IO] // STR R1, [R2, #IO] // STR R1, [R2], #IO] // STR R1, [R2], #IO] // STR R1, [R2], #IO] // [R2] // assembly code

LDR: memory to reg

8 Register Indirect with Index Register this variant adds the content of the index register to the indirect register to compute EA - effective address LDR R1, [R0, R2] 1 tsrc advantage is that index value can be modified during run-time prog example : initialise all 400 elements in array i tozero int [[400]; in+ n=0; while (n<400) h [[n] = 0;

 $n = nt \mid j$ MOV R2, #0x100 // base add MOV RD, # 0 // value MOV R1, #0 // counter lassembly memory addresses 100pback STR RD, [R2, R1](2)// put RD in R2 + offset ADD R1, R1, #4 (1) // R1= R1+4 3 × 400 yules

399

times

9. Register Indirect with autoindexing autoindexing allows the indirect register's content to be modified during execution autoindexing provides an efficient way to access consecutive array elements a) with offset adds offset value to AR (autorindex register) to compute FA & modified AR LDR R1, [R0, #4]! $t = \frac{1}{t}$ autoindexing RO 0x00000100 0x12345678 R0 000000000 R1 OXAABBCCDD both values are modified

n = n+1; loop STR R1, [R2, #4]) //stores R1(b)
398 times in R2+4

2x400 and then

preindex = 800 cycles modifies R2

STR R1, [R27, #4

1

post index 2x400 = 800 cycles

b) with index register

R0 0x00000108 LDR R1, [R0, R2] ! Address Memory 0x100 0×00 R1 0x12345678 0x000x101 [0]i 0x00 0x102 R2 0xFFFFFFF8 0x103 0x03 0x104 Before execution 0xDD 0x105 0xCC i[1] 0x106 0xBB R0 0x00000100 0x107 0xAA 0x108 R1 0x03000000 **Integer Array** After execution

10 pre and post indexing

R0 = R0+4 update first

R1 = mem[R0]

:: pre index

R0 = R0+R2 update first

R1 = mem[R0] LDR R1, [R0,#9]! off set w1 autoindexing

no

exclamation

LDR R1, [RD, R2]! index W/ autoindering

R1 = mem [RO]
R0 = R0 + 4 up date (aten post index · LDR RI, [RD], #4 R1 = mem[RO] · LDR R1, [R0], R2 R1 = mem[RO]

RD = RD + R7

11. Stack System

stack is FILO (first-in-last-out) data smuture

Hs maintained in memory's data area

ARM manages it by a dedicated stack pointer (SP)

FD (fully descending) stack grows towards lower memory addresses (ie. upwards) starts at 0xFF000000 in V&UAL ARM

· puts the Stack V far away from code and data

· SP points to the top-most (last added)

or the space above it you can push, pop and access

· types of implementation: FD, FA, ED, EA

→ how to grow (high > low or low > high)

pt to new location or filled location

12. ARM Stack Implementation FD

· FD = fully descending · SP pts to filled location · SP moves upwards to wards lower memory addresses

LDR RD, [R13] //access item

L) or SP use interchangeble

STR R1, [R13, #-4]! first update, then move

push R1 to Stack

LDR R2, [R13], #4 // pap stack into R2

Circl remove than move

moves down 13. ARM Stack Implementation FA

· E → stack pts to empty, A => pointer moves down on add.

LDR RO, [R13, #-4] //accessing value

STR R1, [R13], #4 // push value store, then move

LDR R2, [R13, #-4]! || pop value to R2 move, Store,

update

14. PC-related Addressing modes

15. Absolute Jump

· mosfiy, code must be non sequentially, so the addresses

but, a new address can be loaded into the PC to alter the sequential order of program execution

an absolute jump to a new code position is done by coading the address to jump to in the PC

MOV PC, #0x060 remember: in ARM, PC pts
8 bytes ahead

absolute jump is not position—indepent.
one must know the code adotess

(16. Relative Jump)

· adding an offset to the PC

a relative jump is done using the branch instruction we an appropriate signed offset (range for ARM= ±32Mb

B codeB
La branch can be conditional or unconditional (this)

: ARM is 8 bytes ahead, offset = resultant-8 -> next-page this is position-independent

17. Position Independent

across devices, programs can be stored anywhere in the memory

position-independent allows what to be executed correctly regardless of where they are stored in the memory

position-dependent means knowing the exact address but that is hard to do across devices

relative jump solves that problem

18. Accessing Data

P-I programs require data to be accessed relative to the PC

PC-relative addressing it used to access variables in the data segment of program in memory

PC-relative offset = var add - (PC value +8)

ADP RO, PC, # 0x0F8 E.g.: ADD RO, PC, #0x0F8; Get P-I address of Var1 in Data Seg into RO LDR R1, [RO] PC-relative offset of 0x0F8 is added **PC-Relative Addressing** since PC has incremented by 8 when 0x000 ADD RO,PC,#0x0F8 0x004 executing ADD instruction. LDR R1, [R0] ;copy Var1 into R1 Segment PC-relative Offset: <u></u> √0x100 Var1 Data 0x104 Var2 0x100 - (0 + 8) = 0x0F8Segment Note: In the ARM processor the PC points 8 bytes ahead of the current executed instruction.