

16 23 29	19 11	
	Instruction Set	
Data Transfer	Data Processing	Program control
MOV RI, RO	ADD RO, RI, R3	в васк
STR RO, [R2,#4]	SUB R1, R2,#3	BNE LOOP
LDR RI, [R2]	EDR R3, R3, R2	BL Routine
	Data Transfer	
	,	
Register Data Trai	nofer: source open	and to destination
	register	
MoV: source n	egister direct or in	nmediate address in
MOV RI, RO	copies RO to RI	
MOV & RO, #0	copies RO to RI moves O into RO,	sets Z flag
Lamous set	ting values	
200000	Tury vacces	
MVN (move compl	ement): source is b	it wise inverted
	0.0(1)	
	copies RD (not) in	
MUNIC RO, #D	Muves 31 bil valle	of -1 into RO, sets N

Memory Data Transfer: memory to I from regioter LDR memony at address is reflect using various induced register addressing modes LDR RI, [RO] copy 32-bit value pointed by RO to RI LDRB RI, [RO] copys 8-bit value pointed at by RO to RI Lygets O extended (LSB, little endian) STR: register to memory. accessed by indirect addressing modes STR RI, [RO] copy RI (32-bits) to address pointed at by RO STRB R2, [R0, #1] wpy byte in R2 to only 2 address:
R0 = R0+1 (post index) program example: copying block of memory

block copy: replicates a contiguous segment of memory from

one location to another MOV RO, $0 \times | 10 :$ MOV RI, $0 \times 2| 0 :$ LOOP x5

LOR R2, [R0], #4 $\leftarrow 2 \text{ cyc}$ J

STR R2, [RI], #4 $\leftarrow 2 \text{ cyc}$ J

20 yulus Move 5 word 32 bit

using just 1 pointer MOV RO, # 0x 100 offset: (0x200-0x100) + 4 umpensate. saves 1 cycle LDR R2, [R0], #4 ~ STR R2, [RD, #OXFC] max immediale offset range = ±4096 4x210 = 4kilobytus

Data Processing modifying data through arithmetic, logic, shift operations. ADD: ADD a, b, c req reg/immediate value ADD S cets flags-(1)(tve) 0000 0001 (127) (-128) · oVerflow: added signed numbers have the same sign, result has the opposite sign (tve) 0000 0001 (1) (1)

processor doesn't know if it is signed or unsigned, so it sets all possible flags.

: if its signed you look at V

unsigned C

SUB, RSB = reverse subtract "minuerd"

1 dk uple SUB(s) R2, RD, #4 R2 = RO - 4

RSB(s) R2, RD, #4 K2 = 4-RO

A-B = A+(-B)

2 2's complement of B

setting of flags:

(arry: cleared if subtraction borrows else, sets.

unsigned unsigned(A) < unsigned(B) C=0 unsigned value of minimal unsigned (A) > unsigned(B) C=2 < unsigned value of subtraction.

Overflow: $-2^{31} < (A-B) > +2^{31} : V=1$

program example: convert regative to positive int array of 10 -ve Values R0, #0×100; set-up source pointer R1, [R0] R1, R1 R1, R1, #1 Mov Y LDR R1, [RO] L00 P . MVN R1, R1 ADD R1, R1, #1 9 times STR R1, [R0], #4 1 better MOV RO, # 0x100; DLDR R1, [RO] LODP 50 yuus RSB R1, R1, #0 STR R1, [R0],#4

carry based writhmetic instruction

for when you want to add 64 bit numbers. ADC R2, R0, R1 R2 = R0 + R1 + C SBC R2, R0, R1 R2 = R0 - R1 + NOT(c) RSC R2, R0, R1 R2 = R1 - R0 + NOT(c) add S to set flags.

MVN R2, R2 · AND, ORR, EOR (5) influences N,Z

Set to
$$1 \leftarrow ORR$$
 R1, R1, $\# D \times ODDODDFF$ (OR $W/D \rightarrow ItsUf$; $W/1 \rightarrow 1$)

Pass W/D
 L mask using

1 mask using 1 pass w/o R1 0x12345678 \rightarrow R1 0x123456FFPacs $\overline{}$ clear

pass w/1Set to $0 \leftarrow AND$ pass $w/0 \leftarrow EOR$ (xor \rightarrow can use 1 to complement the bit)

regardless of sign multiply by 2ⁿ, shift on add S to set C shift LSL: logical shift left 0-158 => MSB goes to carry

LSR: logical shift right 0-> msB => LSB -> C lsB -> divide by 2° shift (divide by 2" shift 0 Rotate/Cyclic Shift

ROR: Votate right

32 bit

Rotate/Cyclic Shift

C in C flag RRX: rotate right extended assumes 33 bit o replaces c flag, old c flag goes to MSB RO, RO, LSL #1 RO = RD << 1 MOV R2 = R1+(R0>>1) twice ADD R2, R1, RD, LSR #2 ADDS R2, R1, R0, LSL R4 R2 = R1+ R0 << R4 set flags ORRS R0, R0, R0, R0R#1 R0 = R0 | RD>>1 set flags (1 if LSB is 1)allowed because shift centre (barrel shift) is on the way to the ALV (arithmetic logic unit)

program example: wunt no. of 1's in register RD $R0 = 0 \times 22222222$ (81's) algo: rotate, add LSB to another reg, repeat 32 times MOV R2,#0 R3, #32 loop winter MDV MOV RO, RO, ROR #1 rotate right once

AND R1, RO, #1 clear all except LSB (= mask LSB)

ADD R2, R2, R1 add R1 (= LSB) to wunter reg.

SUB R3, R3, #1 decrement 100p wenter LOOP times back optimise MOV R2, #0 LOOP MOVS RO, RO, LSR井1 sus comy = LSB backif ADC R2, R2, #0 adds carry to R2 not zoro 1 coopends as soon as 'RO' becomes all zero : worst case: 32 disadvantage: RO is completely lost

Program control changing normal sequential execution frow modifying content of Program Counter branch 0x50 MOV PC, #0x060 0x54 code A MOV RD, R1 0x60 codeB MOV RD, R2 B: branch, allows jump to I'nother wde BCC conditional branch BER Skip BEB - branch eg to zero checks if result of code above = 0 Skip MOV RI, RO check zero flag Bcc uses PC-relative addressing mode w/ range ±32MB value used is 8 bytes aread of whrent execution

cc: 15 possible conditions (using flage B/BAL doesn't check anything branch always BFQ : if Z=1 branch equal BVS: if V = 1branch overflow Set can manifulate by adding a op" that sets flag using 's' careful about signed, unsigned Suffix **Flags** Meaning Z = 1Equal EQ Z = 0Not equal NE C = 1Higher or same, unsigned 4 unsigned CS or HS C = 0Lower, unsigned CC or LO N = 1Negative MI N = 0Positive or zero PL V = 1Overflow VS V = 0No overflow VC C = 1 and Z = 0Higher, unsigned HI unsigned sympanison C = 0 or Z = 1Lower or same, unsigned LS N = VGreater than or equal, signed GE N != V Less than, signed LT Z = 0 and N = VGreater than, signed GT Z = 1 and N != VLess than or equal, signed LE Always. This is the default when Can have any value AL

no suffix is specified.

```
program example
        MOV R2,#0
        MOV R3, #(32)
Loop
       MOV
              RD, RD, RDR #1
        AND
             R1, R0, #1
LOOP
        ADD
              R2, R2, R1
              R3, R3, #1
LOOD f if 0 branch not equal
times
        SUBS
back
        BNE
                        if -ve pranch positive / zero
        BPL
              Loop
       testing rigned values
         SUBS RI, RI, R2
                               R1 = R1-R2
                               jump to RI>, R2 if result is the
          BGE RIZR2
       RI>RZ
       testing unsigned values
         SUBS RI, RI, R2 RI = RI-R2
                           jumpto R17R2 if R1 higher/equal to R2
        BN S
                RIZ RZ
       RIZR2
```

· setting flags w/o changing values not SUBS test (RI-4); RI is signed if tre, branch (MP RI, #4 BGE RI≥A R124 finding cerning terminator in memory pointed to by LDRB RI, [RD],#1 read mem byte using post-ind LMP RI, #0 compare WIO .(RI-D)

BEA Found if value = D Loop branch back to loop В LOOP found other conditional test instructions ROTRI compare-re (MN RO, RI N,Z,C,VTST RO, RI ROANDRI test bits N,Z,C RO EOR RI test equi TEQ RO, RI NZ,C,

program example: find largest number (Find Max) · find largest unsigned · store in R3 · array of 10 int, starts at 0x100 temp store max reg R3 temp current reg R2 pointer reg R0 RO, # 0x100 pointer MOV MOV RI, #9 voop counter

LDR R3, [R0] first number is max LOOP ADD RO, RO, #4 LOR R2, [RO] CMP R2, R3 R2-R3 BLS Skip wwer/same (=0 or Z=1 MOV R3, R2 SKUP SUBS RI, RI, #1
BNE LOOP

	MOV RO, #0x100 pointer MOV RI, #9 worp wounter LDR R3, [R0] first number is max Loop LDR R2, [R0, #4]!
	MOV KI, #9 worp wurter
	LDR R3, LRD furst number is max
	Loop LDK K2, (K0, #4)!
	CMP R2, R3 R2-R3
	wwer/same (=0 or Z=1
	MOVHI R3, R2 if R2 > R3
	SKUP SUBS RI, RI, #1 BNE LOOP
	BNE 1006
knowledge	
, J	
	Conditional Execution
,	instructions can be conditional
. (/0 / 1)	CMP RO, #1 (MP RO, #1
If (R0==1) R1=3	BNE FLSC MOVEQ RI, #3 2:1 cqual
else	
K1=5	MOV RI,#3 7 >> MOVNE RI,#5 Z=0 not equal
KI 9	
	the MOV RI,46 J Skip:
	skip :

