

Numbers System

- Decimal System.
use 10 symbol's
(0,1,2,3, ..., 9)

ex: 22706
then each position has some weight

2	2	7	0	6
10^4	10^3	10^2	10^1	10^0

$$\Rightarrow (22706)_{10}$$

$$\Rightarrow 2 \times 10^4 + 2 \times 10^3 +$$

$$7 \times 10^2 + 0 \times 10^1 + 6 \times 10^0$$

$$\Rightarrow 22706$$

- Hexadecimal system.
use 16 symbols.

(0, 1, 2, ..., 9, A, B, C, D, E, F)
 ↓ ↓ ↓ ↓ ↓ ↓ ↓
 10 11 12 13 14 15

ex: $(10F)_{16} = (?)_{10}$

↓ ↓ ↓
 16^2 16^1 16^0 base 16
 Hexadecimal System.

$$\Rightarrow 1 \times 16^2 + 0 \times 16^1 + F \times 16^0$$

$$\Rightarrow 16^2 + 15$$

$$\Rightarrow (271)_{10}.$$

- Binary System
use 2 symbols (0,1)

ex 011001 then each position has some weight.

0	1	1	0	0	1
2^5	2^4	2^3	2^2	2^1	2^0

$$\Rightarrow (101100)_2 \Rightarrow (44)_{10}$$

- Octal system use 8 symbol (0,1,2,3,...,7)

ex:
 $(77)_8 \Rightarrow 7 \times 8^1 + 7 \times 8^0$
 Octal system $\Rightarrow 56 + 7$
 $\Rightarrow (63)$

ex. $(abc)_8 \Rightarrow (?)_{10}$

8^2 8^1 8^0
 every position has a weight.

$$\Rightarrow a \times 8^2 + b \times 8^1 + c \times 8^0$$

$$\Rightarrow (64a + 8b + c)_{10}.$$

- Digital logic

→ ~~110-system~~

→ self compl' code / binary to gray

→ full adder & half adder circuit.

→ look ahead carry

• C programming

→ hashing

→ pointers.

Base τ System to Decimal System

Base τ System: $\tau > 1, \tau \in \mathbb{N}$
 # Symbol's = τ { $0, 1, \dots, \tau - 1$ }

Base $\tau = 18$

Symbols: 0, 1, 2, ..., 9, A, B, ..., H

Symbol τ X
 15X

$$\text{ex. } (1D)_{16} = ? \quad X$$


$$(1D)_{16} = (B)_{16}. \quad \checkmark$$

$$1D_{16} \Rightarrow 1 \times 16^1 + 1 \times 16^0 \\ \Rightarrow (17)_{10}$$

$$\text{ex. } (101.01)_2 = (?)_{10}$$

$$\begin{array}{ccccccc} & 1 & 0 & 1 & . & 0 & 1 \\ & \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow \\ 2^2 & 2^1 & 2^0 & 2^{-1} & 2^{-2} & & \end{array} \\ \Rightarrow 2^2 \times 1 + 1 \times 2^0 + 1 \times 2^{-2} \\ \Rightarrow 4 + 1 + \frac{1}{4} \Rightarrow \boxed{5.25}$$

ex. convert Radix τ \rightarrow decimal.

$$(dcba \cdot efg)_{\tau} \rightarrow (dx\tau^3 + cx\tau^2 + bx\tau^1 + ax\tau^0 + ex\tau^{-1} + fx\tau^{-2} + gx\tau^{-3})_{10}$$


$$\text{ex. } (abcd)_{\tau} = (?)_{10}$$

↓
Base τ

$$\Rightarrow ax\tau^3 + bx\tau^2 + cx\tau^1 + dx\tau^0$$

$$\text{ex. } (abc \cdot def)_{\tau} = (?)_{10}$$

↓
Base τ

$$\{0, 1, 2, \dots, \tau - 1\}$$

$$\Rightarrow ax\tau^2 + bx\tau^1 + cx\tau^0 + dx\tau^{-1} + ex\tau^{-2}$$

Decimal to Base '8'
System conversion

We know $(abc)_8 \Rightarrow (N = a8^2 + b8 + c)_{10}$

$$N = (a8^2 + b8 + c)_{10} \Rightarrow (abc)_8$$

Divide by "8"

$$\text{Quotient: } a_1 = a$$

$$\text{Remainder: } c = R_1$$

$$a8^2 + b8 + c = Q_1 8 + R_1$$

$$a8^2 + b8 + c = (a_1 8 + b)$$

$$c = N \bmod 8$$

$$Q_1 = (a_1 8 + b)$$

$$\text{So, } a_1 8 + b = Q_2 8 + R_2$$

Divide by 8.

$$a_1 8 + b = a_2 8 + b$$

$$\text{Quotient: } Q_2 : a$$

$$\text{Remainder: } R_2 : b$$

$$b = \left\lfloor \frac{(N)}{8} \right\rfloor \bmod 8$$

$$Q_2 = a$$

Divide by 8

$$\text{So, } a = Q_3 8 + R_3$$

$$\text{Quotient: } Q_3 : 0$$

$$a = a$$

$$\text{Remainder: } R_3 : a$$

$$\text{ex: } (6079)_{10} = (?)_8$$

we are assuming $(x \cdot y \cdot z \cdot w)_8$
to be

$$\Rightarrow \text{then } (8^3x + 8^2y + 8z + w) = 6079 = N$$

$$w: N \bmod 8 = 6079 \bmod 8 = 7$$

$$R_1 = 7, Q_1 = 759 = 8^2x + 8y + z$$

$$z: Q_1 \bmod 8 : 7$$

$$Q_2 = 94 = 8x + y; R_2 = 7$$

$$y: Q_2 \bmod 8 : 6$$

$$Q_3: x, R_3 = 6$$

$$x: Q_3 \bmod 8 =$$

Remainders		
8	6079	
8	759	7 (LSB)
8	94	7
8	11	6
8	1	3
	0	1 (MSB)

ex: $(31)_{10} \rightarrow (?)_{16}$

$$\begin{array}{r} 16 \\ \hline 31 \\ 16 \\ \hline 1 \\ 16 \\ \hline 0 \end{array} \quad \text{Remainders: } 15 = F$$

$(1F)_{16}$

ex: $(11)_{10} \rightarrow (?)_{16}$

ex: $(11)_{10} \rightarrow (6+1)$
 $(17)_{10}$

ex: $(19)_{10} \rightarrow (?)_{16}$

$$\begin{array}{r} 16 \\ \hline 19 \\ 16 \\ \hline 3 \\ 16 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ \uparrow \\ 17 \end{array}$$

$(17)_{16}$

$(.ab)_{10} \rightarrow (?)_8$

$\rightarrow (.xyz)_8$
assuming.

$$\frac{x}{8} + \frac{y}{8^2} + \frac{z}{8^3} = .ab = N$$

Find x : $(N * 8) \rightarrow$ integer
part = x

$$(\frac{x}{8} + \frac{y}{8^2} + \frac{z}{8^3})8 = x + (\frac{y}{8} + \frac{z}{8^2}) \rightarrow m$$

fractional.

Find y : $(m * 8)$

⋮
so on

ex: $(.152)_{10} \rightarrow (?)_8$

$$(.1156\dots)_8$$

$$\begin{array}{r} \cdot 152 \\ \hline 8 \\ 2 \leftarrow 216 \\ \downarrow \\ 216 \\ \hline 8 \\ 2 \leftarrow 728 \\ \downarrow \\ 728 \\ \hline 8 \\ 5 \leftarrow 824 \end{array} \quad \begin{array}{r} \cdot 824 \\ \hline 8 \\ 6 \leftarrow 592 \end{array}$$

$$\text{ex: } (.25)_{10} \rightarrow (?)_2$$

$$\begin{array}{r} .25 \\ \times 2 \\ \hline 0.50 \\ \times 2 \\ \hline 1.00 \end{array}$$

$$(.01)_2$$

$$\text{ex: } (-3)_{10} \rightarrow (?)_2$$

$$\begin{array}{r} .3 \\ \times 2 \\ \hline 0.6 \\ \times 2 \\ \hline 1.2 \\ \times 2 \\ \hline 0.8 \end{array}$$

$$(0.0100110\ldots)_2$$

$$(0.0100(\overline{1001}))_2$$

Keep repeating

$$\text{ex: } (31.4)_{10} \rightarrow (?)_4$$

(we need to solve integer & fraction part separately)

integer part.

$$(31)_{10}$$

$$\begin{array}{r} 4 | 31 \\ \hline 4 | 7 \quad 3 \\ \hline 4 | 1 \quad 3 \\ \hline 0 \quad 1 \end{array}$$

$(133)_4$

fraction part

$$\begin{array}{r} .4 \\ \times 4 \\ \hline 1.6 \\ \times 4 \\ \hline 0.6 \\ \times 4 \\ \hline 0.4 \end{array}$$

$(.12)_4$

repeat.

$$\text{so, } (31.4)_{10} \rightarrow (133.\overline{12})_4$$

$$\text{ex: } (23.31)_4 \rightarrow (?)_7$$

$$\begin{array}{r} 4^3 \quad 4^2 \quad 4^1 \quad 4^0 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ 2 \quad 3 \quad 3 \quad 1 \end{array}$$

$$(2 \times 4^3 + 3 \times 4^2 + 3 \times 4^1 + 1 \times 4^0)_{10}$$

$$\Rightarrow (11.8125)_{10}$$

$$(11.8125)_{10} \rightarrow (?)_7$$

integer part.

$$(11)_{10} \rightarrow (?)_7$$

$$\begin{array}{r} 3 | 11 \\ \hline 3 | 1 \quad 4 \\ \hline 0 \quad 1 \end{array}$$

$(14)_7$

fraction part:

$$\begin{array}{r} \cdot 8125 \\ \underline{\times 7} \quad 4 \\ \cdot 6875 \\ \underline{\times 7} \quad 4 \\ \cdot 8125 \\ \underline{\times 7} \quad 4 \\ \text{Repeat} \end{array}$$

$(.54)_7$

$$\text{So, } (23.37)_4 \rightarrow (14.\overline{54})_7$$

Ex: why are we learning only 2, 8, 16

Binary system, why not 4, 5, 6, 7...?

the reason behind this is that a no. can

be too large & if we try to convert it directly
then it will take time

so, we convert them in powers of 2.

so, that we can group them.

Octal: $\underbrace{0 \dots 7}_{\text{Base } 8 = 2^3} \rightarrow \text{Binary Octal}$

000	-0
001	-1
⋮	⋮
111	-7

Ex. 6110110101011001011_2

6	1	1	0	1	1	0	1	0	1	0	1	0	0	1	0	1	1
3	3	2	5	4	5	8											

Same with the Hexadecimal.
we group with 4.

Ex: How it is Beneficial for computers.

$$(1000)_{10} \rightarrow (\ ?)_2$$

$$\nexists (3E8)_{16} \rightarrow (\ ?)_2$$

$$(1000)_{10} \rightarrow (\ ?)_{16}$$

$$\downarrow$$

$$(0011\ 1110\ 1000)_2$$

$$\begin{array}{r} 16 \mid 1000 \\ 16 \mid 62 \quad 8 \\ 16 \mid 3 \quad 14 \quad 6 \\ \hline 0 \quad 3 \end{array} \quad (3E8)_{16}$$

Binary Addition

Decimal addition

$$\begin{array}{r}
 101 \\
 230 \\
 +9876 \\
 \hline
 2180
 \end{array}
 \begin{array}{l}
 \text{equation Base} \\
 \rightarrow 10-\text{Base} \\
 = 0 \\
 \downarrow \\
 12-\text{Base} \\
 \Rightarrow 2
 \end{array}
 \begin{array}{l}
 \text{10-10} \\
 \leftarrow
 \end{array}
 \begin{array}{l}
 8+3=11-\text{Base} \\
 = 1
 \end{array}$$

• Binary Addition (Base=2)

$$\begin{array}{r}
 1011011 \\
 +110111 \\
 \hline
 100100
 \end{array}
 \begin{array}{l}
 \text{1+1=2-BASE} \\
 \rightarrow 0 \\
 \leftarrow
 \end{array}$$

a	b	sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\begin{array}{r}
 \frac{1}{2} \\
 \frac{1}{2} \\
 \hline
 20
 \end{array}
 \begin{array}{l}
 \text{Carry} \\
 \text{Sum}
 \end{array}
 \left[\begin{array}{r}
 \frac{1}{2} \\
 \frac{1}{2} \\
 \hline
 10
 \end{array} \right] \text{Binary}$$

Subtraction

$$\begin{array}{r}
 78 \\
 -64 \\
 \hline
 18
 \end{array}$$

another way.

$$\begin{aligned}
 82 - 64 &\Rightarrow \\
 82 + 100 - 100 - 64 & \\
 \Rightarrow 82 + (100 - 64) - 100 & \\
 \Rightarrow 82 + (\underline{99} - 64) - 100 + 1 &
 \end{aligned}$$

no need
to borrow

$$\Rightarrow 82 + 35 + 1 - 100$$

$$\Rightarrow (18 - 100) \equiv \text{(discarding end carry)}$$

end
carry

complement operation will
help us with subtraction
by using the same idea.

Complement of a no.


in Base γ
 γ 's, $(\gamma-1)$'s complement

$(\gamma-1)$'s
Complement.

(Diminished
Radix
Complement)

Radix/Base γ ($\gamma \geq 2$)

γ 's
Complement
(Radix
complement)



Ex: Base 10:

Given: $N = 82 \rightarrow n: \text{no. of digit} = 2$

$$9^{\prime}\text{s comp. of } N : (10^2 - 1) - N \Rightarrow 99 - 82$$

10's comp. of N: $\Rightarrow 17$

$$(10^2 - N) = 100 - 82 \\ = 18.$$

Ex: Base 10:

$$N=082 \rightarrow n=3$$

$$g's \text{ comp. } df_N : (10^3 - 1) - N = 999 - 082 = 917$$

10's comp. of N: $(917 + 1) = 918$

Base 10:

- 9's complement of N: 'n' Digit. • 10's comp. of N

$$\underbrace{99\ldots9}_{\text{'n' time}} - N \quad (9\text{'s comp. of } N) + 1$$

base 2:

- 1's complement of N: • 2's complement of N

(Complement every bit)

$$10's \text{ comp. : } N = \underline{\begin{matrix} e & d & c & b & a & 0 & 0 & 0 \end{matrix}} \quad \begin{matrix} \downarrow \\ (9-e) \end{matrix} \quad \begin{matrix} \downarrow \\ (9-d) \end{matrix} \quad \begin{matrix} \downarrow \\ (9-c) \end{matrix} \quad \begin{matrix} \downarrow \\ (9-b) \end{matrix} \quad \begin{matrix} \downarrow \\ (10-a) \end{matrix} \quad \underline{\begin{matrix} 0 & 0 & 0 \end{matrix}}$$

ex: 10's comp. of

$$\begin{array}{r} 8201129 \\ \times 600 \\ \hline 1798870400 \end{array}$$

Subtraction of
Unsigned no. (mn)
using 1's compl.

$$\text{ex: } M - N$$

↑
Unsigned no.

Case 1: $M \geq N$

$$\begin{array}{r} M \\ - N \\ \hline \end{array}$$

$\left. \begin{array}{l} M \\ - N \\ \hline \end{array} \right\} + (\text{1's comp. of } N)$
Result

Discard then end carry

$$\text{ex: } \begin{array}{r} M \\ - N \\ \hline \end{array}$$

using 10's comp.

$$28 + (\text{10's comp. of } 19)$$

$$\Rightarrow 28 + (81)$$

$$\Rightarrow (09) \Rightarrow (09) //$$

Discard

Case 2: $M < N$ will be no end carry

$$\begin{array}{r} M \\ - N \\ \hline \end{array}$$

$\left. \begin{array}{l} M \\ - N \\ \hline \end{array} \right\} + (\text{1's comp. of } N)$
Result → Correct ans.
 $-(\text{1's comp. of Result})$

$$\text{ex: } \begin{array}{r} 34 \\ - 98 \\ \hline \end{array}$$

$$\left. \begin{array}{r} 34 \\ - 98 \\ \hline \end{array} \right\} + (\text{10's comp. of } 98)$$

$$\begin{array}{r} 34 \\ + 12 \\ \hline (36) \end{array} - (\text{10's comp. of } 36) \Rightarrow (-64)$$

Cases: $M \geq N$
 $M < N$

$$\text{ex: } \begin{array}{r} M \\ - N \\ \hline \end{array}$$

using 10's comp.
 $82 + (\text{10's comp. of } 64) - 100$
there is 10's comp.

$$(82 + \text{10's comp. of } 64) - 100$$

Instead of these Discard the carry

$$\begin{array}{r} 20 \\ - 78 \\ \hline \end{array}$$

$\left. \begin{array}{r} 20 \\ - 78 \\ \hline \end{array} \right\} + (\text{10's comp. of } 78)$

$$\begin{array}{r} 20 \\ + 22 \\ \hline (42) \end{array} \rightarrow (\text{10's comp. of } 42)$$

$$\text{so, } (-58) //$$

Conclusion

Subtraction of unsigned
no. (M, N) r's comp.

Target
 $M-N$

$$\textcircled{1} M + (\text{r's comp. of } N)$$

$$\Rightarrow M + (\text{r's comp. of } N)$$

$$\textcircled{1} (M-N) + \text{r's comp.}$$

Case 1:

end carry exist $\longleftrightarrow M \geq N$

Correct

ans. Just Discard carry
you have your correct ans

case 2:

end carry doesn't exist $\longleftrightarrow M < N$

Correct

ans. $-(\text{r's comp. of result})$

practice question

$$\text{ex. } 239 - 82$$

$$\Rightarrow M - N$$

$$\begin{array}{r} 239 \\ - 82 \\ \hline \end{array} \quad \begin{array}{r} 239 \\ - 082 \\ \hline \end{array} \quad \begin{array}{r} + 239 \\ 918 \\ \hline 157 \end{array}$$

using (10's comp.)

$$\text{ans} = 157$$

Discard

as $M \geq N$

Binary subtraction

$$\text{unsigned} \Rightarrow M: 1111010
no. \quad N: 1101011$$

$M-N$ using 2's Comp:

$$\begin{array}{r} 1111010 \\ - 1101011 \\ \hline \end{array} \quad \begin{array}{r} 1111010 \\ + 0010101 \\ \hline 0001111 \end{array}$$

Discard

end carry

$(M \geq N)$

N-M using 2's comp.

$$\begin{array}{r}
 - \underline{\quad 1101011 \quad} N \\
 - \underline{\quad 1111010 \quad} M \\
 \hline
 \end{array}
 \Rightarrow
 \begin{array}{r}
 \begin{array}{c} 1101011 \\ 0000110 \\ \hline 1110001 \end{array} \\
 \text{2's Comp} \\
 \text{so, } \rightarrow \begin{array}{l} \text{(2's results compl'd)} \\ \boxed{-(0001111)} \end{array}
 \end{array}$$

no end carry
 (N < M)

Subtraction of
unsigned no.
using (r-1)'s
compl'

ex: M-N using 9's compl'

$$\begin{aligned}
 84 - 24 &= 82 + (100 - 24) - 100 \\
 &= 82 + (99 - 24) + 1 - 100
 \end{aligned}$$

$$= \boxed{82 + \begin{array}{l} \text{(9's compl')} \\ \text{of 24} \end{array}} + 1 - 100$$

$$\begin{array}{r}
 \begin{array}{c} 82 \\ - 24 \\ \hline \end{array} \\
 \Rightarrow \begin{array}{r}
 \begin{array}{r}
 \begin{array}{c} 82 \\ + 75 \\ \hline 157
 \end{array} \\
 \text{end carry} \\
 \begin{array}{c} +1 \\ 58 \end{array}
 \end{array} \\
 \text{correct ans.}
 \end{array}$$

in place of
-100 just
remove end
carry

M-N using (r-1)'s compl'

$$\begin{array}{r}
 \begin{array}{c} M \\ - N \\ \hline \end{array} \\
 \Rightarrow \begin{array}{c} M \\ + (r-1)'s \text{ comp.} \\ \text{of } N \\ \hline \text{Result} \end{array}
 \end{array}$$

case 2: if $M < N$ \leftrightarrow no end carry

Correct ans. \Rightarrow $-(r-1)'s \text{ compl'}$
of result.

case 1: if $M > N \leftrightarrow$ End carry

Correct ans. :

discard carry Add +1
to the Result

(Q)

Add the end carry to
the result

ex. $\begin{array}{r} 24 \\ - 82 \\ \hline \end{array}$ } using 9's complⁿ

$\Rightarrow \begin{array}{r} 24 \\ + 17 \\ \hline 41 \end{array}$

nn
end carry
(M < N)

correct ans.

$-(9\text{'s compl}^n \text{ of } 41) \Rightarrow -(58)$

Proof:

$$24 - 82 \Rightarrow 24 + (100 - 82) - 100$$

$$\Rightarrow [24 + (99 - 82)] + 1 - 100$$

$$\text{Result} - 99 \Rightarrow -(99 - \text{Result})$$

correct ans.

$$\Rightarrow -(9\text{'s comp. of Result}).$$

Binary Subtraction

using 1's comp.

ex. $M = 1011$ - $N = 100$

correct ans.

$$\Rightarrow \begin{array}{r} 1011 \\ - 0100 \\ \hline \end{array} \quad \begin{array}{r} 1011 \\ + 1011 \\ \hline 0110 \end{array} \quad \begin{array}{r} 0110 \\ - 0111 \\ \hline \end{array}$$

nn
end carry

$M = 100$ - $N = 1101$

correct ans.

$$\Rightarrow \begin{array}{r} 0100 \\ - 1011 \\ \hline \end{array} \quad \begin{array}{r} 0100 \\ + 0010 \\ \hline 0010 \end{array} \quad \begin{array}{r} 0010 \\ - 0110 \\ \hline \end{array}$$

no end carry
(M > N)

$-(1\text{'s comp. of } 0110)$

$\Rightarrow -100$

$\Rightarrow -9$

- 9's, (8-1)'s complement
for Radix Point

$r=10$

ex: $38.502 \xrightarrow{\text{9's compl}} 60.497$ (subtract every digit by 9)
 \downarrow
 10's compl'n 60.498

$r=2$

$10100.1011 \xrightarrow{\text{1's compl}} 01011.0100$
 \downarrow
 2's compl'n 01011.0101


$$\begin{aligned} & \xrightarrow{\text{9's compl'n}} (8^n - N) = m \xrightarrow{\text{9's compl'n}} 8^n - 8^n + N = N \\ & \xrightarrow{N} \\ & \xrightarrow{(8-1)'s \text{ compl'n}} (8^n - 1) - N \xrightarrow{(8-1)'s \text{ compl'n}} (8^n - 1) - 8^n + 1 + N = N \end{aligned}$$

Representation
of signed Binary
no.

Decimal $+99$
 -99

Computer \rightarrow binary?

$-4 \rightarrow \begin{array}{|c|c|c|} \hline - & 1 & 0 & 0 \\ \hline \end{array}$
 $\frac{?}{?}$



Sign magnitude System

+4 → 0100

-4 → 1100

'+' denote 0 &
'-' denote 1.

Ex: 9 in 4 bits?
(in SM system).
 $\times 1001 \rightarrow -1$

2's Complement no. System

for +ve no.

$N \geq 0 \Rightarrow$ SM system
II
1's comp.
System


for -ve no.

$N < 0$ then

in 1's comp. system, N is
stored as (1's comp. of N).
↓
Operatn

mistake's
ex:

-8 in 4 bit
(5's compl. system).



$+8: 1000 \xrightarrow{\text{1's Comp}} 0111X$

ble +8 can't
represent in 4 bit we need 5bit



Signed no. Actual no.

100 → -0
000 → +0




} both are same
but diff. represn
(ambiguous)

In SM System

111 → 7 X
Signed no. -3

Ex: 6 →  
SM System 1's Comp.
System

Ex: 8 bits ← 1's comp.
System

+9 → 
-9 → 
Then +9
 1's comp.

So, +8: 01000
} 1's comp.

10111

So, -8 in 4 bit
is not sufficient
(not possible).


$N < 0$, in 1's Comp. Sys.

Find $+N$ $\xrightarrow{1's \text{ Comp.}}$ $\boxed{\quad}$
 opera. N is in System.

ex. MSB
 $\boxed{1001} \Rightarrow -(0110)$
-ve no. 1's Comp.
-6

Q. In Computer,

$m \boxed{10101}$ } depends
then $(m)_{10}$? your
interpretation



2's Complement no. System

- for +ve no. all systems are same
- $N \geq 0$

SM System \equiv 1's comp. \equiv 2's comp. System

ex. 1001
till's
that it's
a -ve
no.
convert the
whole no. in
2's comp.

$$\Rightarrow -(0111)$$
$$\Rightarrow -7.$$



- for $N < 0$
 N will be stored as 2's comp. of $+N$

ex: $N: 8$ 5bit
 $\boxed{0110100}$

$N: -5$ $\boxed{1101011}$

$+5 = 00101 \xrightarrow{2's \text{ Comp.}} 11011$

! In all system




ex. Signed no.

1	0	1	1
---	---	---	---

-ve → In S.M. → -3
In System → -(0100) = -4
2's Comp. → -(0101) = -5

ex. Unsigned no.



these are
2's signed
no.

Range of
Signed Binary
no. in various
Representations

using 5-bit (in 2's System).
for signed no.

(10)
+10

0	1	0	1	0
---	---	---	---	---

(-10)
+10

1	0	1	1	0
---	---	---	---	---

01010 ← 2's comp. → 10110.

2's compl' no. System
is a weighted no.
System

! weighted no.
System

with every position, some
weight is associated.

ex. binary no.
sys.

$$\begin{array}{r} 2^3 \quad 2^2 \quad 2^1 \quad 2^0 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ 1 \quad 1 \quad 1 \quad 1 \\ \rightarrow 1101 \end{array}$$

Decimal no. → 902
Sys. 10² 1 10⁰

2's comp. system is a weight N.S.

$$\begin{array}{r} 10110 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ (-2^4) \quad (2^3) \quad 2^2 \quad 2^1 \end{array} \Rightarrow -2^4 + 2^3 + 2^1 \Rightarrow -10$$

In general;

$$\begin{array}{r} a_n a_{n-1} a_{n-2} \dots a_1 a_0 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ (-2^n) \quad 2^{n-1} \quad 2^{n-2} \quad \dots \quad 2^1 \quad 2^0 \end{array}$$

ex. In 2's system

$$\text{ex. } \begin{array}{r} 101101 \\ \text{+ve} \\ \text{-ve} \end{array} \xrightarrow{\text{way 1}} -(010011) = -19$$

$$\xrightarrow{\text{way 2}} -2^5 + 13 \Rightarrow -32 + 13 \Rightarrow -19$$

In 2's comp. system.

$$\begin{array}{l} \text{MSB} \\ -2^0 \quad 1 \longrightarrow 1(-2^0) = -1 \\ 10 \longrightarrow -2 \\ 100 \longrightarrow -4 \\ 1000 \longrightarrow -8 \\ -2^3 \end{array}$$

$$\begin{array}{l} \text{ex. } \begin{array}{r} 101 \\ 1101 \\ 11101 \\ 111101 \end{array} \longrightarrow -3 \\ \text{doesn't matter ignore.} \end{array}$$

$$\text{ex. } \begin{array}{r} 011111 \\ \text{+ve} \end{array} \longrightarrow 2^6 - 1 \Rightarrow 63$$

$$\begin{array}{r} 111111 \\ \text{-ve} \end{array} \longrightarrow -1$$

Range of each no.
System has n-bit

① 3bit - 8 combination.

	unsigned	Signed mag.	1's comp.	2's comp.
000	0	0	0	0
001	1	1	1	1
010	2	2	2	2
011	3	3	3	3
100	4	-0	-3	-4
101	5	-1	-2	-3
110	6	-2	-1	-2
111	7	-3	0	-1

they represent only
different no.
(coasted)

Unique
Representn'

① 011 $\xrightarrow{1's \text{ comp.}}$ $-(010) = -2$

-01 $\xrightarrow{2's \text{ comp.}}$ $-(011) = -3$

nonweighted no. System

- sign-magnitude
- 1's comp. system

① 01011 $\xrightarrow{\text{in SM}}$ $\textcircled{-11}$

$\xrightarrow{\text{in 1's Sys.}}$ $-(010100) = \textcircled{-20}$

• Range of sign magnitude

Representation

using 3bit \rightarrow [-3 to +3]

$$\text{min: } \underline{\underline{1}} \underline{\underline{1}} \underline{\underline{1}} \Rightarrow -3 \quad \left. \begin{array}{l} 7 \text{ no.} \\ \text{max: } \underline{\underline{0}} \underline{\underline{1}} \underline{\underline{1}} \Rightarrow +3 \end{array} \right\}$$

$$\text{max: } \underline{\underline{0}} \underline{\underline{1}} \underline{\underline{1}} \Rightarrow +3 \quad \left. \begin{array}{l} 7 \text{ no.} \\ \text{done} \\ \text{combinatn} \\ \text{wasted.} \end{array} \right\}$$

Sign magnitude

using nbit.

$$\text{min: } \underline{\underline{1}} \underline{\underline{1}} \dots \underline{\underline{1}} = -(2^{n-1}-1)$$

$$\text{max: } \underline{\underline{0}} \underline{\underline{1}} \dots \underline{\underline{1}} = 2^{n-1}-1$$

range

$$-(2^{n-1}-1) \text{ to } +(2^{n-1}-1)$$

• Range of 1's complement

Representation

using 3bit. [-3 to +3]

$$\text{min: } \underline{\underline{1}} \underline{\underline{0}} \underline{\underline{0}} = -3 \quad \left. \begin{array}{l} 7 \text{ no.} \end{array} \right\}$$

$$\text{max: } \underline{\underline{0}} \underline{\underline{1}} \underline{\underline{1}} = +3 \quad \left. \begin{array}{l} 7 \text{ no.} \\ \text{one} \\ \text{combinatn} \\ \text{is} \\ \text{wasted.} \end{array} \right\}$$

using nbit \downarrow same range

$$-(2^{n-1}-1) \text{ to } +(2^{n-1}-1)$$

• Range of 2's complement

Representation

weighted NS

For 3bit's -2^2

$$\text{min: } \underline{\underline{1}} \underline{\underline{0}} \underline{\underline{0}} = -4 \quad \left. \begin{array}{l} 8 \text{ no.} \end{array} \right\}$$

$$\text{max: } \underline{\underline{0}} \underline{\underline{1}} \underline{\underline{1}} = +3 \quad \left. \begin{array}{l} 8 \text{ no.} \end{array} \right\}$$

$$-4 \text{ to } +3$$

using 'n' bits

$$\text{min: } \underline{\underline{1}} \underline{\underline{0}} \dots \underline{\underline{0}} = -2^{n-1}$$

$\frac{-2^{n-1}}$

$$\text{max: } \underline{\underline{0}} \underline{\underline{1}} \dots \underline{\underline{1}} = +(2^{n-1}-1)$$

range

$$-2^{n-1} \text{ to } +(2^{n-1}-1)$$

• Addition of 2 no. in the signed magnitude system.

$$\text{ex: } (+11) + (-13) = -(13 - 11)$$

$$\text{ex: } (-11) + (-17) = -(11 + 17)$$

$$\text{ex: } (+11) + (+17) = +(11 + 17)$$

$$\text{ex: } (-11) + (+17) = +(17 - 11)$$

$$(+m) + (+n) : +(m+n)$$

$$(-m) + (-n) : -(m+n)$$

$$(+m) + (-n) : +(m-n) \quad N < M$$

$$(+m) + (-n) : -(n-m) \quad N > M$$

In sign. mag;

$$M = \underline{1}011 \quad -3$$

$$N = \underline{0}111 \quad +7$$

① Comparison of sign bit

② Comparison of magnitude.
& its sign will be used in result.

$\begin{array}{r} 1011 \\ + 0111 \\ \hline \end{array}$
magnitude bigger magnitude.

$$\text{Result: } \begin{array}{r} 0100 \\ \hline \end{array} \quad \begin{array}{l} \text{---} \\ \text{---} \end{array} \quad \begin{array}{r} 111 \\ - 011 \\ \hline 100 \end{array}$$

111 } adding
- 011 } both no.

→ Subtraction of signed no. in S.M system.

$$\text{ex: } A - B \Rightarrow A + (-B)$$

$$\begin{array}{ll} \text{ex: } (+10) - (+5) & \text{ex: } (-10) - (-5) \\ \Rightarrow (+10) + (-5) & \Rightarrow (-10) + (+5) \end{array}$$

In sign-magnitude system:


for addition of 2 signed no.

Cost: ① comparison of sign bits

② if sign bit's difference then comparison of magnitude

③ If sign are same then we do Addition \rightarrow Adder Circuit.
 else if sign are different then we do subtraction of magnitudes.

Subtractor circuit.



- Addition of 2 no in the 2's complement system.

① All signed no. in 2's Complⁿ Representⁿ

Signed int $a = -6$

$$\boxed{\pm 10110}$$

unsigned int $a = 10$

$$\boxed{\pm 10110}$$

Signed int $a = 10$
invalid

--	--	--	--

using 4bits $-8 \rightarrow \boxed{1111}$

$$\text{ex. } \frac{(+5)}{\downarrow} + \frac{(-6)}{\downarrow} = -1$$

$$00101 + 11010$$

$$\begin{array}{r} 00101 \\ 11010 \\ \hline 11111 \end{array} \rightarrow -1$$

② Signed Arithmetic in 2's complⁿ

I/P \rightarrow in 2's
O/P \rightarrow Complⁿ Representⁿ

eg: Sbit I/P
 $\frac{(+5)}{\downarrow} + \frac{(-4)}{\downarrow}$
 $00101 + 11100$
 00101
 11100
 $\hline \boxed{100001}$

Discarded.

$$\text{ex. } \frac{(-5)}{\downarrow} + \frac{(-4)}{\downarrow} = -9$$

$$11011 + 11100$$

$$\begin{array}{r} 11011 \\ 11100 \\ \hline \boxed{10111} \end{array} \rightarrow \boxed{-9}$$

Discard. 1's in 2's comp.

2's complement system
for signed no.

$$\begin{array}{c} (\pm m) + (\pm n) = R \\ \downarrow \quad \downarrow \\ \text{in 2's Compn} \quad \text{in 2's Compn} \end{array} \rightarrow \text{also in}$$

2's comp.
Rep.

- Addition of 2 no. in the 1's Compln System

I/P → is comp. Representation.
O/P

1's compln Addition \Rightarrow we add
end carry to ... result
to get final result.

$$\begin{array}{r} \text{ex: } (+5) + (+4) = 9 \\ \downarrow \quad \downarrow \\ 00101 \quad 00100 \end{array}$$

$$\begin{array}{r} 00101 \\ 00100 \\ \hline 01001 \end{array} \rightarrow 9$$

$$\begin{array}{r} \text{ex: } (+5) + (-4) \\ \downarrow \quad \downarrow \\ 00101 \quad 11011 \end{array}$$

$$\begin{array}{r} 00101 \\ 11011 \\ \hline \text{Discard } \textcircled{1} 00000 \\ +1 \\ \hline 00001 \end{array}$$

$$\begin{array}{r} \text{ex: } (-5) + (+4) \\ \downarrow \quad \downarrow \\ 11010 + 00100 \end{array}$$

$$\begin{array}{r} \text{ex: } (-5) + (-4) \\ \downarrow \quad \downarrow \\ 11010 \quad 11011 \end{array}$$

all carries in
1's compln

$$\begin{array}{r} 11010 \\ 00100 \\ \hline 11110 \end{array} \rightarrow -1$$

$$\begin{array}{r} 11010 \\ 11011 \\ \hline \text{Discard } \textcircled{1} 10101 \\ +1 \\ \hline 10110 \end{array}$$

is in
1's compln

$$\begin{array}{r} -1 \\ +1 \\ \hline 0 \end{array} \rightarrow -9$$

• 2's compl. system is better
than 1's compl. system.
for signed no.

- ① no. extra addition
of end carry
- ② no two Rep. of 0.
- ③ Range is more.

$$\text{ex: } 5\text{bit: } \begin{array}{c} (+4) \\ \downarrow \\ 00100 \end{array} + \begin{array}{c} (+9) \\ \downarrow \\ 01001 \end{array}$$

in's
compl' $\leftarrow \begin{array}{r} 00100 \\ 01001 \\ \hline 01101 \end{array} \rightarrow 13$

$$\text{ex: } \begin{array}{c} (+4) \\ \downarrow \\ 00100 \end{array} + \begin{array}{c} (-9) \\ \downarrow \\ 10110 \end{array} =$$

$$\begin{array}{r} 00100 \\ 10110 \\ \hline 01010 \end{array} \Rightarrow -5$$

$$\text{ex: } \begin{array}{c} (-4) \\ \downarrow \\ 11011 \end{array} + \begin{array}{c} (+9) \\ \downarrow \\ 01001 \end{array}$$

$$\begin{array}{r} 11011 \\ + 01001 \\ \hline 00100 \end{array} \xrightarrow{\text{not the final result.}} \begin{array}{r} 00101 \\ \xrightarrow{+2} 5 \end{array}$$

$$\text{ex: } \begin{array}{c} (-4) \\ \downarrow \\ 11011 \end{array} + \begin{array}{c} (-9) \\ \downarrow \\ 10110 \end{array}$$

$$\begin{array}{r} 11011 \\ 10110 \\ \hline 00001 \end{array} \xrightarrow{\text{final result of addition}} \begin{array}{r} 10010 \\ \xrightarrow{+2} -13 \end{array}$$

$$\text{ex: } \begin{array}{c} (-11) \\ \downarrow \\ 1^{\text{st}} \text{ compl}' \end{array} + \begin{array}{c} (-20) \\ \downarrow \\ 2^{\text{nd}} \text{ compl}' \end{array}$$

$$\begin{array}{r} 00001011 \\ \downarrow \\ -11: 11110100 \end{array} + \begin{array}{r} 00010100 \\ \downarrow \\ -20: 11101011 \end{array}$$

$$\begin{array}{r} 11110100 \\ + 11101011 \\ \hline 11101111 \end{array} \xrightarrow{\text{+2}} \begin{array}{r} 11100000 \\ \xrightarrow{-31} -31 \end{array}$$

- 1's compl' is more costly than 2's compl' as we need to add the end carry at the end.
extra Addition

$$\text{ex: } \begin{array}{c} (-11) \\ \downarrow \\ 00001011 \end{array} + \begin{array}{c} (-20) \\ \downarrow \\ 11101100 \end{array}$$

$$\begin{array}{r} 00001011 \\ 11101100 \\ \hline 11100001 \end{array} \xrightarrow{\text{discard}} \begin{array}{r} -31 \end{array}$$

- Converting to 1's compl' & 2's compl' take same time.
- So 2's compl' is the by default system for signed no

Subtraction of two no. in the 2's complement System.

ex: 5bit


$$\begin{array}{r} +4: 00100 \\ +9: 01001 \end{array}$$

$$\underline{(+4) - (+9)}$$

$$\underline{\underline{00100 - 01001}}$$

$$00100 + \underline{\underline{(-01001)}} \\ 2^{\text{'s compl}} \\ \text{of these}$$

$$00100 + 10111$$



$$\begin{array}{r} 00100 \\ 10111 \\ \hline 11011 \end{array}$$

-5

$$\begin{array}{l} \text{ex: 5bit: } -4: 11100 \rightarrow A \\ \quad -9: 10111 \rightarrow B \end{array} \quad \left. \begin{array}{l} A-B \\ (-4) - (-9) \\ \hline A + 2^{\text{'s compl}} \text{ of } -9 \end{array} \right\}$$

$$\begin{array}{r} 11100 \\ 01001 \\ \hline 00101 \end{array}$$

$$\leftarrow 11100 + 01001$$

A; B: signed no. in 2's compl Rep.

$\overbrace{A+B}$
Discard end carry
Read the o/p in 2's compl

$\overbrace{A-B}$
 $A + (2^{\text{'s compl}} \text{ of } B)$
Discard end carry.

A, B: signed no. in 1's compl Rep.

$\overbrace{A+B}$
Add the end carry to the o/p
& Read the o/p in 1's compl Rep.

$\overbrace{A-B}$
 $A + (1^{\text{'s compl}} \text{ of } B)$
Add end carry.

Overflow

$\frac{n\text{bit} + n\text{bits}}{\text{Data} \quad \text{Data}}$

Sometime correct
Result
needs $n+1$
bit


unsigned no. $\Rightarrow 0$ to 15

4 bit
Registers

$R_1:4$] 4+6
 $R_2:6$] no
overflow

$R_1:10$] overflow
 $R_2:13$]
 $10+13=23$.
Can't put in
(4 bits)

Overflow: Depend on



• unsigned
no. (4bit).

Range: 0 to 15

$R_1 = 10$ } overflow
 $R_2 = 2$ } (OF)

operation	of
add	X
multiplication	✓
exponentiation	✓

* gate syllabus
for overflow
operation:
Addition.

Overflow
Definition:

$a, b \Rightarrow n\text{-bit's} ; \text{some operation } \#$

$a+b = \text{final correct ans.}$
can't be represented in
n-bit.

ex. 4bit $R_1=4$ $R_2=5$; Addition

unsigned

Range: 0 to 15

$R_1+R_2: 4+5: 9$

no
overflow

2's compl'n

Range: -8 to +7

$R_1+R_2: 4+5: 9$
overflow

overflow

In case of
Unsigned
Addition

the final carry
(Carry out of MSB) → overflow

$$\begin{array}{r}
 \text{1bit} \quad \text{Range: } 0 \text{ to } 1 \\
 \begin{array}{c|c|c|c}
 0 & 0 & 0 & 0 \\
 + 0 & + 1 & + 0 & + 1 \\
 \hline
 0 & 1 & 0 & 1 \\
 \text{OF} & \text{OF} & \text{OF} & \text{OF} \\
 \end{array}
 \end{array}$$

Carry
OF
need 2-bit

Ex: 2bit → Range: 0 to 3

$2+2$: OF ✓

$2+2$: OFX

$(-3)+(-4)$ nonsense

$(+3)+(+2)$ nonsense

$$\begin{array}{r}
 1 \quad 10 \\
 + 10 \\
 \hline
 00 \\
 \text{OF}
 \end{array}$$

$$\begin{array}{r}
 10 \\
 01 \\
 \hline
 11 \\
 \text{OF}
 \end{array}$$

Result: unsigned no.

$$\begin{array}{l}
 A: a_3 a_2 a_1 a_0 \\
 + B: b_3 b_2 b_1 b_0 \\
 \hline
 r_4 \quad r_3 \quad r_2 \quad r_1 \quad r_0 \\
 \text{Carry out of MSB} \\
 \text{OF occurs iff } r_4 = 1
 \end{array}$$

In case of
Signed no.
Addition

OF can never occur
if no. have opposite
sign.

② If they have same
sign then it might
overflow.

① Signed magnitude Addition.

Ex: 4bit Range: -7 to +7

Ex: $(+5) + (+3)$ OF

Ex: $(-6) + (-2)$ OF

Ex: $(+4) + (-3)$ OF can
never occur


Overflow
can
be
done

① If
②

ex

S

Overflow detection condition for SM system



① If $S_A \neq S_B$ then no overflow

② If $S_A = S_B$ then

magnitude addition decides overflow
(is always unsigned)

Overflow occurs if there is carry out of M-B of magnitude

Note

Overflow

$C_{out} \oplus C_{in} = 1 \rightarrow$ OF
2's compn addition.

ex: 4-bit \rightarrow Range $-8^{10} + 7$

$(-6) + (-3) \rightarrow$ OF

$$\begin{array}{r} 1110 \\ 1011 \\ \hline 1110 \\ + 0111 \\ \hline 001 \end{array}$$

Same sign

In case of 2's compln Addition

ex: 4-bit Range: $-8^{10} + 7$

$+4, -5$: never OF

$+4, +5$: OF

$-4, -4$: OF

$-8, +1$: never OF

-4, -4 SM 2's comp.
OF no OF

Condition

$$\begin{array}{l} \text{for } 1's \text{ & } 2's \text{ compn} \\ (+A) \\ (-B) \\ \hline \end{array}$$

$$\begin{array}{l} (+A) \\ (+B) \\ \hline -Result \\ OF \end{array}$$

$$\begin{array}{l} -A \\ -B \\ \hline +Result \\ OF \end{array}$$

$$\begin{array}{l} +A \\ +B \\ \hline +Result \\ -Result \\ \hline \end{array}$$

no OF

! 2's Compl'n
Addition:

$$\begin{array}{r}
 A: a_3 a_2 a_1 a_0 \\
 B: b_3 b_2 b_1 b_0 \\
 \hline
 r_3 \quad r_2 \quad r_1 \quad r_0
 \end{array}$$

final sum we get

$$\left(\begin{array}{l} a_3 = 0 \\ b_3 = 0 \\ r_3 = 1 \end{array} \right) \text{ or } \left(\begin{array}{l} a_3 = 1 \\ b_3 = 1 \\ r_3 = 0 \end{array} \right)$$

$$[\bar{a}_3 \bar{b}_3 r_3 + a_3 b_3 \bar{r}_3 = 1]$$

OF occurs iff

ex: $\frac{(-5)}{+} \frac{(-6)}{+} = \underline{\underline{(-11)}}$ OF

In 2's Compl'n $[1011 + 1010]$

$$\begin{array}{r}
 1011 \\
 1010 \\
 \hline
 1010
 \end{array}$$

$a_n = 1$
 $b_n = 1$
 $r_n = 0$

Discard binal result

In case of 1's compl'n addition

Condition:
Similarly to 2's complement

ex. $+5 \rightarrow 0101$
 $-6 \rightarrow 1001$
 $\underline{-1}$
 $\underline{\underline{1110}}$ no OF

ex. $-3 \rightarrow 1100$
 $-4 \rightarrow 1011$
 $\underline{\underline{0111}}$
 $\underline{\underline{1000}}$ binal result
 $a_n = 1$
 $b_n = 1$
 $r_n = 1$ no OF

when

$$\begin{array}{l}
 a_n b_n \bar{r}_n = 1? \\
 C_{out} = c_{in} \dots a_1 \\
 A = a_n a_{n-1} \dots a_1 \\
 B = b_n b_{n-1} \dots b_1 \\
 \hline
 \hline
 \end{array}$$

$C_{out} = 1$ $\Rightarrow c_{in} = 1$ X else the r_n will be 1.
 $\therefore c_{in} = 0$
 $\& C_{out} = 1$

iff $c_{in} = 0$
and
 $C_{out} = 1$

C_{in} : in-carry into MSB

C_{out} : out-carry out of MSB

Winen

$$\overline{a_n} \overline{b_n} z_n = 1? \quad \text{if } \begin{cases} c_n = 1 \\ \text{and} \\ c_{n+1} = 0 \end{cases}$$

$c_{n+1} = 0$ $c_n = 1$
 $\overline{0} \dots \dots$
 $\overline{0} \dots \dots$
 \hline
 $\overline{1}$

So, in 2's Compl'n Addition only not for 1's compl'n.

OF occurs iff $C_{in} \oplus C_{out} = 1$

Counter example

why it will not work
because it's compl

$$\begin{array}{r} \text{ex: } \quad \begin{matrix} & \text{out} = 1 \\ & \curvearrowleft \\ & c_{10} = 0 \\ + & \begin{matrix} 1 & 1 & 1 \\ 1 & 0 & 0 & 0 \end{matrix} \\ \hline & \underline{0 & 1 & 1 & 1} \end{matrix} \quad \begin{matrix} \text{in 2's compl'n} \\ a_n = 1 \\ b_n = 1 \\ r_n = 0 \end{matrix} \end{array}$$

$$C_{001} \oplus C_{110} = 2 \oplus 0 \quad OF \\ \Rightarrow 2 \quad 1$$

Conclusion

Conclusion
① unsigned Addition: OF iff carry out of MSB

② Signed no. Addition: (All system)
..... at: 000F

if sign different: no of

- { sign different: no or
- { sign same: may or may not be

③ sign magnitude Addition.

Sign magnitude addition
① Check sign: $\begin{cases} \text{Diff.} \Rightarrow \text{no OF} \\ \text{Same} \Rightarrow \text{magnitude} \\ \quad \quad \quad \text{Addition.} \end{cases}$

OF occurs iff carry out of MSB of Magnitude.

④ 1's compl'; 2's compl':

$$\begin{array}{r} a_n \dots \\ b_n \dots \\ \hline r_n \dots \end{array}$$

in final result.

OF happens

if

$$\bar{a}_n \bar{b}_n r_n + a_n b_n \bar{r}_n = 1$$

⑤ only for 2's comp. Addition.

$$\begin{array}{r} c_{out} \leftarrow c_n \\ a_n \dots \\ b_n \dots \\ \hline r_n \dots \end{array}$$

in final result.


OF happens

if

$$c_n \neq c_{out}$$

Sign Extension

for unsigned no.



ex: 4bit → 5bit → 6bit
 $\begin{array}{c} 0101 \\ \text{s} \end{array}$ $\begin{array}{c} 00101 \\ \text{s} \end{array}$ $\begin{array}{c} 000101 \\ \text{s} \end{array}$

ex: 4bit → 6bit
 $\begin{array}{c} 1101 \\ \text{-3} \end{array}$ → $\begin{array}{c} 001101 \\ \text{-3} \end{array}$ $\underbrace{a_n a_{n-1} \dots a_1}_{n \text{ bit}}$ → $\underbrace{000 a_n a_{n-1} \dots a_1}_{n+3 \text{ bits}}$ Copy

for signed no.

① Sign magnitude

Rep.

4bit → 5bit → 6bit
 $\underbrace{0010}_{+2}$ → $\underbrace{00010}_{+2}$ → $\underbrace{0\ 00010}_{+2}$

$\underbrace{1010}_{-2}$ → $\underbrace{01010}_{-10}$ $\underbrace{\cancel{10}}_{-2}$ → $\underbrace{0\ 00010}_{-2}$

$\underbrace{a_n a_{n-1} \dots a_1}_{n \text{ bit}}$ → $\underbrace{a_0 0 a_{n-1} \dots a_1}_{n+3 \text{ bits}}$ magnitude
 Sign.

② 1's compl' Rep. & 2's compl' Rep'

4bit 5bit 6bit
 $\underbrace{0110}_6$ $\underbrace{00110}_{-4}$ $\underbrace{000\ 110}_{-4}$
 $\underbrace{1011}_{-4}$ $\underbrace{11011}_{-4}$ $\underbrace{111011}_{-4}$

$\underbrace{a_1 a_2 \dots a_n}_{n\text{bit}}$ $\xrightarrow{\text{Copy}}$ $\underbrace{a_1 a_2 a_3 a_4 \dots a_1}_{n+3\text{bit}}$

Binary Code

are the
pattern of
0's, 1's

- Discrete finite set of element

$\{a_1, a_2, \dots, a_m\}$ if we want to rep' in binary code

m -element we have min. = n bit

using n bit

we can rep' 2^n element $\geq m \Rightarrow n \geq \log_2 m$

$$n = \lceil \log_2 m \rceil$$

ex: $\{a, b, c, d, e\}$ binary code $\underbrace{m=5}_{\text{min. bit: } 3}$

$$2^n \geq m$$

$$2^n \geq 5$$

$$n \geq \log_2 5$$

$$\Rightarrow n \geq \lceil 2 \dots \rceil$$

$n=3 \checkmark$

- you can have multiple binary code for a particular element

ex: Decimal Digits

$$m=10$$

↓ Binary code

max. bit=4.

Both are Binary code		
	Binary no.	Gp code (part binary no.)
0	0000	0000 0000
1	0001	0000 0010
2	0010	0000 0100
3	0011	0000 1000
:	:	:

can prefer these code over the other b/c of simplicity

ASCII
value.

65: A — 90: Z
87: a — 122: z

- why Study so many different type of Binary Code when we already have Binary no.?

Reason②

- Computer work with Binary no.
- Up & Old device work with Decimal no.

Reason③ Application / Specific use.

Reason.

① One Reason is

- So how do we represent → no., letters, colors, etc.

Binary Code

1. "BCD" Code. for decimal digit's

Binary Code Decimal

Decimal Symbol	BCD digit
0	0000
1	0001
2	0010
3	0011
:	:
9	1001

Similar to Binary no.
But it's different.

Data
23

Binary no.
10111

BCD no.

0010 0011
2 3

(note) -----

- a BCD no. is not a binary no.

ex: (00101000) BCD $\Rightarrow (28)_{10}$

Un used
Combination
(invalid BCD
codes)

1010,
1011
1100
1101
1110
1111

ex: (0011 1100) BCD Invalid.
↓
3 Invalid
BCD code/
combination?

BCD

a binary code
↳ 100 decimal digit's
{0, 1, 2, ..., 9}

BCD code also known as 8421 code

ex: $(0010)_{BCD} = (2)_{10}$
 $\begin{array}{r} 1 \\ 1 \\ 1 \\ 1 \end{array}$ weights
8 4 2 1

for any valid BCD 4 digit code,
we can assign weight 8421 \rightarrow

Some other
code for decimal

ex: 2421 code. \rightarrow is a SCC (self complⁿ code)

Decimal \nmid 2421 coded.

0	0000
1	0001
2	1000 / <u>0010</u>] Both are correct By default. (Preferred). [Smaller Binary value]
3	1001 / <u>0011</u> preferred
4	1010, <u>0100</u>
5	1011 \leftarrow 1's compl ⁿ

How to decide which to prefer? CH 11 4)
↓
lower decimal value as a binary no.

after 4, we have self complⁿ code.

is BCD code \Rightarrow SCC? \textcircled{no}

Self complementary
code (SCC)

code	0010
g's	2

↓
7 1101 1's.

Decimal	BCD
0	0010
1	0111

not 1's comp.

Decimal | 2421

0	0000
1	0001
2	0010
3	0011
4	0100
5	1011
6	1100
7	1101
8	1110
9	1111

9's Compl' → 1's Compl'

unused 2421 code.

0101
0110
0111
1000
1001
1010

} invalid

Excess-3
code

BCD Code + 3

- why Excess-3 when we already have BCD?
- b/c of SSC (Self Compl' code)

Decimal | Excess-3

0	0011
1	0100
2	0101
3	0110
4	0111
5	1000
6	1001
7	1010
8	1011
9	1100

unused Excess-3 code

0: 0000
1: 0001
2: 0010
13: 1101
14: 1110
15: 1111

} invalid

1's Compl'

8,4,2,1 code → is also SSC

Decimal Digit | 8,4,2,1 Code

0	0000
1	0111
2	0110
3	0101
⋮	⋮
9	1111

For Decimal digit's:

<u>Binary Code</u>	$BCD \equiv 8421$ code
	2421 code
<u>Per decimal digit Code</u>	Excess-3 code
	8,4,-2,-1 code

BCD	Excess-3	2421 code
$150 = \underline{\underline{0001}} \underline{\underline{0101}} \underline{\underline{0000}}$	$\underline{\underline{0100}} \underline{\underline{1000}} \underline{\underline{0011}}$	$\underline{\underline{0001}} \underline{\underline{1011}} \underline{\underline{0000}}$
$\begin{matrix} 1 \\ 5 \\ 0 \end{matrix}$	$\begin{matrix} 5 \\ 0 \end{matrix}$	

weighted code.

- $BCD = 8421$
 - 2421 code
 - 8,4,-2,-1
- Excess-3 is not weighted code $\xrightarrow{BCD+3}$

SCC

- Excess-3
 - 2421
 - 8,4,-2,-1
- BCD is not SCC


(note) -----

given a weighted code abcd.
is SCC then $a+b+c+d=9$

$$a+b+c+d=9$$

gray Code

Reflexive code.
many Applicatn \Rightarrow counters:




$$\begin{cases} \text{open} = 0 \\ \text{close} = 1 \end{cases}$$

$$\begin{array}{l} 3 = 011 \\ \downarrow \quad \downarrow \quad \downarrow \\ 4 = 100 \end{array} \left[\frac{1}{a} - \frac{1}{b} - \frac{1}{c} \right]$$

if we use
Binary no. then all 3 switch
bit need to be changed.

Switch \rightarrow Physical Device

\hookrightarrow Different delay.



Temp. State.
(Wrong State's)
we don't want

Solution: $n \leftrightarrow n+1$ only one bit change

only one bit / switch change

Decimal	Binary no.	Gray code
0	00	00
1	01	01
2	10	11
3	11	10

* then use gray code

Recursive construction of gray code

ex: decimal $n=4$

binary / binary encoding no. = 0000 1


gray code?

(G_n) gray code with 'n' bits

G₁: 0, 1

G₂: 00, 01, 11, 10

$\frac{G_2}{00, 01, 11, 10} \rightarrow G_3$ 000, 001, 011, 010, 110, 111, 101, 100




but there is
time consuming
method.


Efficient Method

① Binary to Gray code

ex: decimal : $m \rightarrow$ gray code of m ?




ex: $m=29 \rightarrow$ gray code of 29 ?



Find gray code of 0 to 15?

Decimal	Binary	Gray code
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
⋮	⋮	⋮

② gray code \rightarrow Binary code?





- properties of G_m
 (Gray code of length n)

1. Decimal gray gray
 $m \leftrightarrow m+1$
 only one bit change } so we can say
 Hamming distance is 1.


2. $G_1: \underline{0}, \underline{\frac{1}{2}}$

$G_2: \underline{00}, \underline{\frac{01}{2}}, \underline{11}, \underline{\frac{10}{3}}$

$G_3: \underline{000}, \underline{001}, \underline{011}, \underline{010},$
 $\underline{110}, \underline{111}, \underline{101}, \underline{100}$


nor mal
binary no.

- ① gray code are Reflexive code
- ② In G_m , gray code are cyclic code.



- ③ G_m is a permutation of the no.
 $0, \dots, 2^n - 1$

- ④ G_1 is embedded as first half of G_2



gray code finding
another way.

Decide $2^k = m$.
no.

↓
gray code = $m \oplus \lfloor \frac{m}{2} \rfloor$ bitwise XOR

ex. Decimal = 29

$m: 29: 11101$

$$\lfloor \frac{m}{2} \rfloor: 14: \begin{array}{r} 01110 \\ \oplus \\ 10011 \end{array}$$

$m \oplus (\lfloor \frac{m}{2} \rfloor)$

will give
gray code of
 m .

Introduction
to fixed point
& floating point
Representation

Before floating point, we have seen.

- Sign magnitude
- One's Compl'n
- 2's Compl'n

integers
no.

How do we encode the following.

- Real no. (ex: 3.14159)
- Very large no. (ex: $6 \cdot 02 \times 10^{23}$)
- Very small no. (ex: $6 \cdot 626 \times 10^{-34}$)
- Special no. (ex: ∞, NaN)

ex: 3.14159

what is the 1st thing comes
in mind to represent this

[] . []

known as fixed
point no.

Q. can we represent all integers accurately in float.

we have 32 bit for \leq 32 bit float
integers float.

assume 32bit float integers.

2^{32} integers $[0, \dots, 2^{32}-1]$

if we want to convert
float
↓
integers.

assume 32bit for float.

2^{32} float. no.
(float)

so, we need to
approx. the
no. so that
we can
allocate it.

$x = 32975.93$

$x = 32.975$
in integers.

for every integer $x \rightarrow \text{int}x$.

false $[x = (\text{int})(\text{float})(x)]$

• for every integer we don't have float
representation.

if both float & int has (say 32bits) same
bit then float is not superior in any sense.

• Fixed point
Representation.

Ex: given
4 bit for integer
& 3 bit fraction
 $3.5 \equiv 0011.100$
 $\frac{1}{2}$

Ex: 3.20 → don't treat them as whole no.

- we can't even read/pronounce it as three point twenty X
- we will read this as three point two zero

For ex: Integer part fractional part


- ✗ Option 1:

8bit	8bit
------	------
- ✗ Option 2:

12bit	4bit
-------	------
- ✗ Option 3:


5bit	11bit
------	-------

bc some integers
need more bit in
integer part &
some need more
bit in fractional
part.



just like in virtual memory,
we don't put hard
boundary between heap &
stack,
we also don't want to
put hard boundary b/w
integers & fraction.

Ex: 16 bit fixed point system.




other way to impl^

-22 - 375
→ unsigned


- Sign magnitude
- 2's compl^
- 1's compl^

Ex now represent -22.375



Ex: CSE 2017

n-bit fixed point representation.
of unsigned real no. x use f bit
for fraction.
let i = n - f
then range is.



ex:
 $1111 \rightarrow 2^3 - 1 : 31$
 $1111 \rightarrow 2^4 - 1 : 15$
 $111\dots1 = 2^k - 1$
 $0.1 \rightarrow 2^{-1}$
 $0.11 \rightarrow \frac{1}{2} + \frac{1}{2^2}$

method 1:

$$0.\overline{111\dots1} \cdot \frac{1}{2} + \frac{1}{2^2} + \dots + \frac{1}{2^k}$$

$$\left[\frac{\alpha(1-\epsilon^n)}{1-\epsilon} \right] \cdot \frac{1}{2} \left(1 - \left(\frac{1}{2} \right)^k \right) = 1 - 2^{-k}$$


$$\underbrace{111\dots1}_{k \text{ times}} \cdot \underbrace{111\dots1}_{k \text{ times}} \\ 2^k - 1 + 1 - 2^{-k} \\ \Rightarrow 2^k - 2^{-k}$$

ex: $3.2 = 3 + 0.2$

ex: $3.5 = \frac{11+1}{2} \rightarrow 3 + 2^{-1}$
 $3 + \frac{1}{2} + \frac{1}{2^2} + \frac{1}{2^3}$

ex: $111.11 \Rightarrow 2^2 + 2^1 + 2^0 + \frac{1}{2} + \frac{1}{2^2}$
 $\Rightarrow 7 + 0.75$
 $\Rightarrow 7.75$


method 2:



$$11.011 \Rightarrow 110.11 \times 2^1 \\ \Rightarrow 1101.1 \times 2^2 \\ \Rightarrow 11011.0 \times 2^3$$

$$\underbrace{111\dots1}_{l+b} \cdot 0 \times 2^{-b} \\ \Rightarrow (2^{l+b}-1) \times 2^{-b} \Rightarrow \boxed{\frac{1}{2} - 2^{-b}}$$

- misconceptions
 - fixed point representation is
only for integer no.
 - if floating point is for real no.



Floating point Representation.

- Scientific notation (Decimal) \Rightarrow

$$\text{ex: } 1879 = 0.01879 \times 10^5$$

$$0.1879 \times 10^4$$

$$1.879 \times 10^3$$

$$1879 \times 10^2$$

:

So many

mantissa
ex: $1.01_2 \times 2^{-1}$
binary point **exponent**
base

mantissa
 $6.02_{10} \times 10^{23}$
decimal point **exponent**
base (radix)

- normalized form: exactly one digit (non-zero) to left of decimal point

$$\text{ex: } 101010.0 \Rightarrow 1.01010 \times 2^5$$

why it's floating no
bcz we are floating the dot
to the extent where only one
non zero is to the left of dot.

Floating-point Representation.

- 1st bit of the mantissa is always 1.

$$\text{ex: } 228_{10} = 11100100_2 = \underbrace{1.11001}_{15} \times 2^7$$

↓
Implied fraction only
Implicit

1bit	8bit	23bit
0	00000111	*1100100.....0

Sign Exponent fraction
 ② Implicit So don't store

- ③ rather than storing the exponent we will
store Biased exponent.

Bias for 8bit:

$$127_{10}: 0111111_2$$

Biased exponent:
bias + exponent

$$\Rightarrow 127 + 7 = 134 \approx 10000110_2$$

So, IEEE 754 32bit of 228_{10}

1bit	8bit	23bits
0	10000110	110100.....0

Sign Biased exponent fraction.

$$\begin{aligned} 228_{10} &= 11100100_2 = 1.\underline{\underline{11001}} \times 2^7 \\ 7+127 &= 134 \\ 0 &\quad \underline{10000110} \quad \underline{110010\dots0} \end{aligned}$$

$$\begin{array}{r} 1.\underline{\underline{11001}} \times 2^7 \\ \times 2^8 \\ \hline \end{array}$$

ex: -58.25

1bit	8bit	23bit
sign	Exponent	fraction
1	10000100	110100100...0

127 + 5 = 133

$$\begin{aligned} 58.25 &\Rightarrow 111010.01 \\ &\Rightarrow 1.11010.01 \times 2^5 \end{aligned}$$

ex: define own format. [represent in base 10]

0	1	1	0	1	1	1	0
Sign	Sign	mantissa	exp.				
of							
exponent							

: 9 bit word.

Should mention whether
1 is implicit or not.

$$\Rightarrow 1.1011 \times 2^{-6}$$

$$\Rightarrow m = (1.1011)_2 = (1 \times 2^0 + 1 \times 2^1 + 0 \times 2^2 + 1 \times 2^3 + 1 \times 2^4)_{10} = \underbrace{(1.6875)}_{\text{mantissa}}_{10}.$$

last 3 bits, 110

$$e \times (110)_2 = (1 \times 2^0 + 1 \times 2^1 + 0 \times 2^2)_{10} \times (6)_{10}$$

no. in binary format.

$$(1.1011)_2 \times 2^{(110)_2} \Rightarrow 1.6875 \times 2^{-6}$$

$$\Rightarrow 0.026367$$

ex: 6bit Integer IEEE floating point

1	1	0	1	0	1
sign:	exp.	frac.			

$$\Rightarrow -1.\underline{01} \times 2^{(5)-3}$$

$$-1.01 \times 2^2$$

$$\Rightarrow -101$$

$$\Rightarrow \boxed{-5}$$

Bias = 3

not counting
implicit bit

ex: 13 bit floating point no.

Bias: 15
01111

SEEEEE MMMMMM MM
Sign exponent mantissa
(1bit) (5bit) (7bit)

Floating point representation of the
fractⁿ -25/16?

$$\Rightarrow -25 \times 2^{-4}$$

$$\Rightarrow -1.1001 \times 2^0$$

$\Rightarrow \underline{1} \underline{01111} \underline{10010\cdots 0}$
Sign 1st to exponent Mantissa.

ex: bit string 0x40500000,

0 10000000 10100\cdots 0
Sign exponent mantissa
(1bit) (8bit) (23bit)

we need to
subtract 08
it's already
exceeding 127

$$\Rightarrow +1.101 \times 2^{128-127}$$

$$\Rightarrow 1.101 \times 2^1 \Rightarrow 11.01$$

$$\Rightarrow 3.25_{10}$$

► why the bias?

+127 (in single precision)

-128 (largest (in magnitude))

(-ve) no. in 2's complement)

-127 (largest (-ve) no. in 1's compl.)

$(-1)^5 \times 1.m \times 2^e$

• Bias value
In general Bias: $2^{E-1} - 1$

Single precision 127
 $E \in (-126 \dots 127)$
 $\text{Exp} (1 \dots 254)$

Double precision: 1-023
 $E \in (-1022 \dots 1023)$
 $\text{Exp} (1 \dots 2046)$

IEEE Standard notation

Exponent: 6 bit
Bias: $\underbrace{011111}_{5\text{on's}} \Rightarrow 31$

• 3 case based on value of exponent

- Normalized
- when exp isn't all 0's or all 1's
- most common

- Denormalized
- when exp is all 0's
- Different interpretation of E than normalized
- used for +0 & -0
- and other no. close to 0.

- Special
 - when exp. is all 1's
 - NAN, Infinites.

$$(-1)^S \times 1.M \times 2^{E-127}$$

only for normalized
case. when E is not
all 1's or 0's.

• 2 Representation of zero.
 $0/1 \quad \underbrace{00 \dots 0}_{\text{all zero}} \quad \underbrace{00 \dots 0}_{\text{all zero}}$ reserved
Sign exponent Mantissa for zero

(Denormal)
• Representing small no.
 $0/1 \quad \underbrace{00 \dots 0}_{\text{all zero}} \quad \underbrace{\text{not all 0's}}_{\text{sign}} \quad \underbrace{\text{exponent}}_{\text{Mantissa}}$

• Representing infinity

$0 \quad \underbrace{11 \dots 1}_{\text{all one's}} \quad \underbrace{00 \dots 0}_{\text{all zero}}$ = $+\infty$
Sign exponent Mantissa

↓ denormalized form.
 $0.00 \dots 0 \times 2^{-126}$
format.


$$0.f \times 2^{-126}$$

$1 \quad \underbrace{11 \dots 1}_{\text{all one's}} \quad \underbrace{000 \dots 0}_{\text{all zero}}$ = $-\infty$
Sign exponent Mantissa


- Representing NAN (not a no.)
 ex: $\text{Sqrt}(0)$, $\frac{\infty}{\infty}$, $0 \times (-\infty)$... etc.
0/1 any non-zero
 Sign exponent fraction.
 - Zero is ^{not} normalized.

Exponent

Sign 1bit	exponent (8bit) Binary	fraction (23bit)
		Exponent (Base10)
	11111111	Reserved
	11111110	127
	11111101	126
		normalized
	⋮	
	00000001	-126
	00000000	Reserved - denormalized (+0/-0)






why infinity & NAN's are represented
b/c rather than throwing error's or halting or an exception.



$$\frac{1}{2} + \frac{1}{2^2} + \frac{1}{2^3} + \dots = \frac{\frac{1}{2}}{1 - \frac{1}{2}} = 1$$

• the exponent for denormalized float is -126



ex. $0.1 \times 2^{-126} \Rightarrow 2^{-127}$

$0.01 \times 2^{-126} \Rightarrow 2^{-128}$

$0.00\dots 01 \Rightarrow 2^{-147}$

$20 \text{ 0's} \times 2^{-126}$


$\Rightarrow 1 \times 2^{-21} \times 2^{-126}$

$\Rightarrow 2^{-147}$

$$-2^{-147} \Rightarrow -0.\underbrace{00\dots}_{20 \text{ 0's}} 01 \times 2^{-126}$$

1 00000000 20' 0's then 1
 Exponent Mantissa

- why we need denormal form?



- formula used for denorms

denorm. formula. =
$$\boxed{-1 \text{ sign} * 0.\text{significand} * 2^{-126}}$$


Combinational Circuits

Living in the present

Digital circuit whose O/P


Depend only on current I/P

(Current O/P doesn't depend)
on previous O/P / I/P



- current.

time	I/P	O/P
t=0	a=0 b=0	f=0
t=1	a=1 & b=0	f=0
t=2	a=1 & b=1	f=1



$$y = f(S_1, S_0, a, b, c, d)$$

S ₁ , S ₀	y	time
0 1	b	t=0
1 1	d	t=1
1 0	c	t=10

doesn't depend

Sequential Circuit



Counters : $f(\text{current}, \text{prev. O/P})$
 O/P depends



$$\text{Current O/P} \quad b = f(x, b_{\text{prev}})$$

x	b	time
1	0	t=0
0	1	t=1
0	0	t=2

O/P same
O/P different



$$\text{Current O/P } y_t = f(I_t, Y_{t-1})$$

where I_t is current I/P and Y_{t-1} is previous O/P.


Sequential CKT. \rightarrow State = O/P

$$\text{current O/P (State)} = f(\text{current I/P}; \text{past I/P}; \text{all O/P})$$


Depends on prev. history.

$$y_0 = \text{O/P } y \text{ at time } t=0 \quad ; \quad y_1 = \text{O/P } y \text{ at time } t=1$$

Combinational CKts!



Seq. CKts.




ex. In Sequential circuit, how to remember previous o/p?

Some memory device / element

ex. what is the most basic info. we need to store? single bit

Device D: can store one bit (0/1)



Memory element/storage

one bit storage device


we need to create

• what does "Remembering information" means?

Store \oplus Retain until it's changed further

Device: D
 $X=1 \rightarrow 1$


• Basic Memory elements/
Device for one bit storage



One bit Storage device


Storing 1, Retained

Can we say that this is a 2bit storage device? no




2-bit Storage device


0,0
0,1
1,0
1,1





$\bar{Q} \rightarrow \text{main O/p}$
we are getting
complementarity (freely)




"Cross-Coupled Inverters"
we can store & recall
one bit



Basic idea: to store one bit






Store one bit:



can we call
it store
Device? no

To store 0, continuously
 $x=1$ I/p must be applied.





A	B	Q_n	Time
0	1	0	0 — Storing '0'
0	0	Q=0	1 — Retaining
1	0	1	2 — Storing '1'
0	0	1	3 — Retaining

Store 1: A=1, B=0


Store 0: A=0, B=1

Retain: A=0, B=0




if one I/P is "one" the o/p will "0" for ~~NOR~~ NOR

what happens
when A=1 & B=1?



O/p: Q=0 (Stable O/p)

After 2 sec





If G_A, G_B have equal speed.


'if G_A, G_B have equal speed:

Q_A	Q_B
0	0
1	0
0	1
1	1

} not stable O/P



if G_A Speed > G_B Speed.



if G_B Speed > G_A Speed


But After $A=B=1$

if you Remove I/p Signal

(If you want to Retain)

(If you make $A=0, B=0$)

then we don't know what will happen.



A	B	Q_A	Q_B	$Q = Q_B$
1	1	0	0	0
1	0	1	0	1

stable O/P

Analogy

Dinner:

forbidden
milk + curd

nxt day: uncertain behaviour
of stomach

So $A=1, B=1$ is forbidden

\downarrow
 $O/P = \text{Stable}$


Q_A Q_B

0 0




problem,

$A=1 \quad B=1 \Rightarrow A=0 \quad B=0$


uncertain
O/P.



one bit storage device



(SR latch)
Control line



S R | $Q_{t+1} \rightarrow \text{nxt OLP}$

S	R	Q_{t+1}
0	1	0
1	0	1
0	0	Q_t
1	1	0

... \rightarrow But
is forbidden.

ex. why $S=1$] is forbidden in
 $R=1$ SR latch?

OLP = 0
stable


Reason

after, $S=1, R=1$

If we make $S=0$ & $R=0$
then uncertain OLP

- a) uncertain OLP
- b) unstable OLP
- c) none

• Analyzing the Basic latch



R	Q_b	$Q_a = \text{NOR}(R, Q_b)$
0	0	1
0	1	0
1	0	0
1	1	0

$$R \quad | \quad Q_a \\ 0 \quad | \quad \overline{Q_b}$$

S	R	$Q_{(t+1)}$	$\bar{Q}_{(t+1)}$
0	0	$Q_a(t)$	$\bar{Q}_b(t)$
0	1	0	
1	0	0	
1	1	0	


Annotations:

- $Q_{(t+1)}$ → latch
- $Q_b(t)$ → Reset
- 0 → Set
- 0 → undesirable

Note

① for all allowed I/P combination

$$Q_S \neq Q_R ; Q_S = \overline{Q}_R$$




S	R	Q_S	$Q = Q_R$
1	1	0	0
0	1	1	0
1	0	0	1
0	0	0	0

Annotations:


- Post forbidden invalid I/P comb.
- $Q_S = \overline{Q}_R$

Note if $Q_S = Q_R$
↓
if we try to Retain

uncertain behaviour.



SR latch = SR latch using NOR



To get \bar{Q} , we
Don't need
inverter

SR latch

$$\begin{aligned} \text{Storing } 0 \\ Q = Q_R = 0 \\ \text{State } 0 \\ O/p = 0 \end{aligned}$$

} are same

we are getting \bar{Q} free

R	S	$Q=Q_R$	Q_S
1	1	0	0
0	0	uncertain/undefined/ Oscillations (when both NOR gate have same speed)	

"If both NOR gate have same speed:


R	S	$Q=Q_R$	Q_S
1	1	0	0
0	0	x	x

ϕ_1 ϕ_2
oscillations


But in Reality; Both NOR gate
have Different Speed

$$\left\{ \begin{array}{l} Q_R = 0, Q_S = 1 \\ Q_R = 1, Q_S = 0 \end{array} \right\} \text{uncertain}$$


SR Latch with NAND
Gate $\bar{S}\bar{R}$ latch




no user control



if one i/p is '0'
in NAND the
o/p will be 1




A	B	$Q = Q_B$	Q_A
0	1	0	1 → Reset
1	0	1	0 → Set
1	1	Retain	Retain → Retain
0	0	?	?



A	B	Q_A	Q_B
0	0	1	1
1	1	0	0
1	0	0	1


\rightarrow if $G_A > G_B$ speed
Oscillation

if $G_A > G_B$ speed



A	B	Q_A	Q_B
0	0	1	1
1	1	0	1

if $G_B > G_A$ speed




A	B	Q_A	Q_B
0	0	1	1
1	1	1	0

Problem:


$$\begin{matrix} A & B \\ 0 & 0 \end{matrix} \Rightarrow \begin{matrix} A & B \\ 1 & 1 \end{matrix}$$

then uncertain behaviour




$B \Rightarrow$ working for Set (time)
But active low wise

* Set it? ($Q=1$)



* Reset it? ($Q=0$)

(A is working as Reset but Active low wise)



S	R	Q_{t+1}
0	1	1 (Set)
1	0	0 (Reset)
1	1	Q_t (Retain)
0	0	1 Forbidden


$\overline{S}\overline{R}$ latch

* Comparison of SR latch & $\overline{S}\overline{R}$ latch


① SR latch = SR latch with NOR

$\overline{S}\overline{R}$ latch = --- + --- + --- NAND

②



SR latch



$\overline{S}\overline{R}$ latch

③ SR latch is Active high
(CSR latch with NOR)


$\overline{S}\overline{R}$ latch is Active low

S	R	$Q = Q_R$	Q_S	$\bar{Q} = \bar{Q}_S$	$\bar{Q} = \bar{Q}_R$
1	0	1(set)	0	0(reset)	1
0	1	0(reset)	1	1(set)	0
0	0	Retain	Retain	1	1 (prohibited)
1	1	0	0	Retain	Retain

[prohibited]


note -----
In SR latch

Problem?



In $\bar{S}\bar{R}$ latch:

Problem?




note -----
In SR latch, $\bar{S}\bar{R}$ latch


Problem?



- SR Latch with Cross coupled NOR gate's



Block Diagram.



- Characteristic / Behavioural table

S	R	$Q_{t+1} \rightarrow O/p Q$ at $t+1$ time
0	0	Q_t (Retain /unchange)
0	1	0 (Reset / Resetting the O/p state)
1	0	1 (Set / setting the o/p state)
1	1	0 (forbidden)

if we want \bar{Q} , then one need to use extra inverters
Just take connection from \bar{Q}

$$Q_{t+1} = f(R, S, Q_t)$$

↓
next O/p ↪ present O/p

why these is not a truth table b/c it should satisfy these condition


In truth table of $Q_{t+1} \Rightarrow \# \text{Row} = 8 \text{ Rows.}$

- Truth table.

R	S	Q_t	Q_{t+1}
0	0	0	0 } Retain/latch
0	0	1	1 }
0	1	0	1 } Set
0	1	1	1 }
1	0	0	0 } Reset
1	0	1	0 }
1	1	0	0 } forbidden
1	1	1	0 }

SR latch (SR latch with cross-coupled NAND gate)

Active low latch



• Characteristic table

S	R	Q_{t+1}
0	0	1 (forbidden)
0	1	1 (Set)
1	0	0 (Reset)
1	1	Q_t (Retain)

• Truth table

R	S	Q_t	Q_{t+1}
0	0	0	1 } forbidden
0	0	1	1 }
0	1	0	0 } Reset
0	1	1	0 }
1	0	0	1 } Set
1	0	1	1 }
1	1	0	0 } latch/Retain
1	1	1	1 } memory/unchange


• Problem with SR ($\leftrightarrow \bar{S}\bar{R}$) latch:

As soon as you apply/change
1/p, old will change

SR latch: no controlling 1/p to
control it's working.



• Timing diagram of SR latch



• Timing diagram of SR latch

$$Q = Q_R \neq \bar{Q} = \bar{Q}_S$$

SR latch:

SR	$Q = Q_R$	$\bar{Q}_S = \bar{Q}$
0 0	Q_t	\bar{Q}_t
0 1	0	1
1 0	1	0
1 1	0	0 (forbidden)

valid cases.


SR latch | $\bar{S}\bar{R}$ latch:

problem: no controlling l/p.

Flip-Flop motivation:

- the basic latch
Change its state
when the l/p signal
change
- It's hard to control
when these l/p signal
will change & thus
it's hard to know
when the latch may
change its state

we want to have something like an e natural l/p
(In this case it's called the clock l/p b/c it's desirable for the state change to be synchronized)



Flipflop = Latch + Clock


↳ clocked latch
↳ latch controlled by clock

Clock


System Clock

- Clock signal controls the o/p of seq. circuit that is it determine when & how the memory elements change their o/p.



- if a seq. circuit is not having any clock signal as i/p the o/p of the circuit will change randomly



Time period (t): time duration b/w consecutive Rising edge



frequency: How frequently clock signal is changing
 $\rightarrow |t| \leftarrow$



freq. Vs time period:

$$f = \frac{1}{t}$$

$$\begin{array}{l} t \uparrow f \downarrow \\ t \downarrow f \uparrow \end{array}$$

Note

Unit of Time Period

seconds
(min.
hours)

$$t = 5\text{ns}, 2\mu\text{s} \dots$$

Unit of frequency: Hz
(cycles)

Hz = per second

$$\frac{1}{\text{sec}} = \text{Hz}$$

Ex: $t = 5\text{ns}$ $f = ?$

$$f = \frac{1}{5\text{ns}} = \frac{10^9}{5} \cdot \left(\frac{1}{\text{sec}}\right) \text{Hz}$$
$$\downarrow 10^9 \Rightarrow 0.2\text{GHz}$$

nano: 10^{-9}

micro: 10^{-6}

milli: 10^{-3}

Giga: 10^9

mega: 10^6

kilo: 10^3

$$5\text{ns} = 5 \times 10^{-9} \text{ sec}$$

$$2\text{GHz} = 2 \times 10^9 \text{ Hz}$$

Ex: $f = 2.4\text{GHz} \Rightarrow t$ of system clock

$$t = \frac{1}{f} = \frac{1}{2.4\text{GHz}} = \frac{10^{-9}}{2.4} \left(\frac{1}{\text{Hz}}\right) \text{sec}$$
$$\downarrow 10^9 \Rightarrow \frac{1}{2.4} \text{nsec} = 0.416\text{nsec.}$$

• Back to flipflop

[flipflop = clocked latch]

Latch

Standard FF

[SR latch]
[$\overline{S}\overline{R}$ latch]

Flipflop \rightarrow clocked latch

Standard FF

{ SR FF
D FF
T FF
JK FF }

① SR flip flop \rightarrow Store a bit
 (clocked SR \rightarrow one bit latch) \rightarrow storage device

- Behaviour / characteristic of SR FF:

Clock	S	R	$Q_{t+1}(\text{next state})$
0	x	x	Q_t (no change)
1	0	0	Q_t (retain/unchanged)
1	0	1	0 Reset
1	1	0	1 Set
			X \rightarrow forbidden

never occurs.

SR FF Clocked SR latch
Set-Reset latch

SR latch with clock

when $\text{Clock}=0$ then FF Doesn't Respond
 to change in I/P

$$f(a,b) = X(\text{Don't care})$$


① I/P Doesn't occur / I/P never occurs
 ↴
 Don't care combination


② I/P can occur, but function value Doesn't matter

SR latch By default
 { SR latch with NOR }
 {  }

• SR latch $\xrightarrow{+ \text{CLOCK}}$ SR flip flop

• when $\text{Clock}=0$







if clock = 1		Q_{t+1}
R	S	Q_t
0	0	0
0	1	1
1	0	0
1	1	X


• SR flip flop using SR latch (using NOR)

$\bar{S}\bar{R}$ latch \Rightarrow SR flip flop




we are
using
NAND gate
bc we want
 \bar{R}

$\bar{S}\bar{R}$ latch \Rightarrow SR flip-flop



SR	Q_{t+1}
00	Q_t
01	0
10	1

$\bar{S}\bar{R}$ latch \Rightarrow SR flip-flop



SR	Q_{t+1}
00	Q_t
01	0
10	1
11	X


SR \Rightarrow fixed behaviour

SR	Q_{t+1}
00	Q_t
10	1
01	0
11	X

when $\text{clock} = 0$
in SR flip-flop

$\boxed{SR \Rightarrow S R 00}$ no problem



FF Doesn't Respond to
I/p change




① SR Flip-flop

IN Seq. Circuit.


① State = O/p = (stored) Data



Circuit.



State of circuit $\Rightarrow 10$



- Characteristic table (behaviour)

Clock	S	R	Q_{t+1}
0	x	x	Q_t (unchange)
1	0	0	Q_t (Retain)
1	0	1	0 (Reset)
1	1	0	1 (Set)
1	1	1	x (don't care)

- Truth table

$$Q_{t+1} = f(R, S, Q_t, \text{Clock})$$

Clock	R	S	Q_t	Q_{t+1}
0	x	x	x	Q_t
1	0	0	0	0 } retain
1	0	1	0	0 } reset
1	1	0	0	1 } set
1	1	1	1	x } don't care
1	0	1	0	1 } set
1	0	1	1	0 } don't care

$Q_{t+1} = f(S, R, Q_t)$

SR (retain) (reset) (Don't Care) (Set)

Q_t	0	0	X	1
\bar{Q}_t	1	0	X	1
S				
$Q_t \bar{R}$				


• minimum SOP

$$Q_{t+1} = S + Q_t \bar{R}$$

$$Q_n = S + Q \bar{R}$$

↓
next state ↓
present state

- 3rd implementation of SR FF : Feedback
(prev. o/p feeding back)



- Characteristic table
(from I/P point of view)

S	R	Q_{t+1}
1	0	1
0	1	0
0	0	Q_t

- Excitation table
(from O/P POV)

$Q_t \rightarrow Q_{t+1}$	S	R
0 → 0	Reset/Retain	
0 → 1	Set	
1 → 0	Reset	
1 → 1	Set/Retain	

- Excitation table
(from O/P POV)

Q_t	Q_{t+1}	S	R
0 → 0	0	1	
0 → 1	0	0	
1 → 0	1	0	
1 → 1	0	1	

if SR FF
 $\begin{matrix} S \\ R \end{matrix} = 11 \Rightarrow$ forbidden
never occurs.


if o/p changes $Q_t \rightarrow Q_{t+1}$

- Excitation table
(from O/P POV)


Q_t	Q_{t+1}	S	R
0 → 0	0	0	X
0 → 1	1	0	
1 → 0	0	1	
1 → 1	X	0	0

• State diagram

SR FF : 2 state — Q/P



$Q=0$ $Q=1$



② **D Flip Flop**


Data (Storage) FF

Idea:

To store a bit, Just provide that bit on 1/P, we will store it.


No need of changing 2 signals like SR

Store 0 : $\equiv \text{Reset} \equiv 0/p_0$



To make ; present.
 $Q_{\text{nxt}} = 0$; $1/p D = 0$

Store 1 : $\equiv \text{Set} \equiv 0/p_1$



To make ; present ; $D = 1$
 $Q_{\text{nxt}} = 1$; $1/p$

- nothing fancy, just store your data.

• Characteristic table:
stable table

Clock	D	Q_{t+1}	$\xrightarrow{\text{nxt 1/P}}$
1	0	0	
1	1	1	
0	X	Q_t	

when Clock = 0

FF Doesn't Respond
to 1/P Change

char. equation.

$Q_{t+1} = D$ \Rightarrow whatever 1/P you apply now, will be the nxt 1/P (present state doesn't matter)


• Truth table $Q_n = f(D, Q_t)$

D	Q_t	Q_n
0	0	0
0	1	1
1	0	0
1	1	1

$Q_n = 0$

Dummy variable
in D-FF

• Block diagram




State eq. /
characteristic eq.

$Q_{t+1} = f(D, Q_t)$

$Q_n = f(D, Q_t) \xrightarrow{\text{present 1/P}}$


- Excitation table
(from o/p POV)




Q_t	Q_{t+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

what even next state you want; just apply that as I/P.


Analogy
Instagram



State Diagram : State = O/p = Store Value




Implementation:
"D" using SR FF




Implementation :

S	R	Q_{t+1}	D
0	1	0 (stored 0)	0
1	0	1 (stored 1)	1


Implementation
"D" using SR



① "D" using SR flip flop
(of NOR implementation)




② D using SR flipflop
(of NAND implementation)




$\bar{Q} = \text{Reset}$


* D using SR



$S=R$
never
possible
now
when we
implement
D using SR

Timing Diagram





③ JK Flipflop

S R
J K

Similar to SR,
but '11' combination
usable

Flipflop: one bit storage
device


Clocked
latch

{ Store 0
Store unchanged
Complement

• Characteristic table
(Stable)


J(set)	K(reset)	Q_{t+1}
0	0	Q_t (Retain/ no change)
0	1	0 (Reset)
1	0	1 (Set)
1	1	\bar{Q}_t (Complm/ Toggle)

J K
S R



$$Q_{t+1} = f(J, K, Q_t)$$

K-map of Q_{t+1}




• State eqn (O/p eqn)
(Characteristic eqn)


$$Q_{t+1} = \bar{J}\bar{Q}_t + \bar{K}Q_t$$

$$Q_t = \bar{J}\bar{Q}_t + \bar{K}Q_t$$


• Implementation



MUX eqn:
 $f = \bar{S}a + Sb$



JK FF:
 $Q_n = \bar{Q}J + Q\bar{K}$




Q_n, Q
 not diff.
 O/p line
 same
 O/p line

Sequential Circuit

\Rightarrow feedback

- flip flop
 - Counters
 - Registers
 - finite state machine
 - Sequential Ckt
- } feeds the present O/p back as I/P

present I/P
 $Q_n = f(I, Q)$



• Truth table.

$$Q_n = f(J, K, Q)$$

↓
 8 rows

J	K	Q	$Q' = Q_n = Q_{t+1}$
0	0	0	0 } Retain
0	0	1	1 }
0	1	0	0 } Reset
0	1	1	0 }
1	0	0	1 } Set
1	0	1	1 }
1	1	0	0 } Toggle
1	1	1	1 }


• Excitation Table

$Q \rightarrow Q_n$	J	K
0 → 0		Retain/Reset
0 → 1		Set/Toggle
1 → 0		Reset/Toggle
1 → 1		Retain/Set


• Excitation table

$Q \rightarrow Q_n$	J	K	J	K
0 → 0	(0)	0	1	X
0 → 1	(1)	0	1	X
1 → 0	0	(1)	1	1
1 → 1	0	(1)	X	0

$$J = f(Q, Q_n)$$




$$K = f(Q, Q_n)$$



State diagram


$JK\text{-FF} \Rightarrow$ Two state
0, 1



SR to JK:

$$\begin{aligned} Q &\rightarrow \text{with } R \\ \bar{Q} &\rightarrow \text{with } S \end{aligned}$$


SR(0,0 NOR)





Implementation using SR

Idea:


J	K	Q_n
1	1	\bar{Q}



$$\begin{array}{l} Q_1 \bar{Q}_2 \\ \bar{Q}_1 Q_2 \\ \hline \text{wanted} \checkmark \end{array}$$




JK implementation using SR (of NOR)



SR to JK :

$Q \rightarrow$ with R feedback
 $\bar{Q} \rightarrow$ feedback with S

JK implementation using SR (of NAND)



Clk	J	K	Q _{t+1}	Retain
0	x	x	Q _t	Retain
1	0	0	Q _t	Retain
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	Q _t	Complement

truth table

J	K	Q _{t+1}
0	0	Q _t - Hold
0	1	0 - Reset
1	0	1 - Set
1	1	Q _t - Toggle

J	K	Q	Q ⁺
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

do nothing

Reset

Set


toggle

$$Q^+ = JQ' + K'Q$$

④ T Flipflop

Toggle FF


$$\text{if } T=1 \quad Q_n = \bar{Q} \\ \bar{Q}_n = Q$$



$T=1$ makes State (Toggle/Complement)

CLK	T	Q_{t+1}
not triggers	X	\bar{Q}_t
	0	Q_t Retain
	1	\bar{Q}_t (Toggle)


State Diagram:



Implementation 1:


$Q \rightarrow Q_n$	T
0 → 0	0
0 → 1	1
1 → 0	1
1 → 1	0

$$T = f(Q, Q_n) \\ T = Q \oplus Q_n$$



Implementation 2:


(Using MUX)



Truth table:


T	Q_{t+1}
0	Q_t → no change
1	\bar{Q}_t → complement

Implementation using JK:





A slight modification of D-ff for nice application (ex: counters)

• T-FF
(Timing diagram)



• the edge triggering



did not cover

Author 1: (we follow)

flip flop: clocked latch

Author 2:

flip flop: Edge triggered flip flop

latch: **level triggered** FF
no concept of clock

b/c as long as 1lp are applied
0lp will keep changing

ex. clock-triggering

(the edge triggered ff
the level triggered ff)

is property of?

① clock ② flip flop

is fixed for
all "FF"

ex. gate IT 2007

- Cross coupled RS flip flop realized using 2 NAND gate may lead to oscillation?
it's a latch not a FF
SR latch
oscillation condition
is $[00,11]$


the edge triggered clock X ^{non} sense
the edge triggered "FF"
means FF is triggered by
the edge of clock

Counters


- A Counter is essentially a register that goes through a predetermined sequence of binary states.

• Counters are a special type of registers

- A Counter is usually constructed from 2 or more FF which change state in a prescribed seq. when 1p pulse are received.




Shift Registers




- A Counter that follows the binary no. sequence is called a binary counter

n-bit counters consist of n flipflop & can count 0 to $(2^n - 1)$


4bit binary counter



2bit binary Counter




2bit binary countdown counter




Type of counters

- ① Synchronous counters
has its FF (flip flop) clocked
at the same time



- Note:**
• Modulus of a Counter is defined as the no. of unique state that a Counter will sequence through



- O/p change at same time


Flipflop

- memory element used in C/IK sequential circuit
- These circuit are binary cells Capable of storing one bit of info.


Application of FF

- ① Counters
- ② Shift Registers
- ③ Storage Registers
- ④ freq. Dividers.

- ② Asynchronous counters
(Ripple counters)
clk of a FF is fed from the o/p of the previous FF



- AS soon as 1/p change, o/p change immediately w/o waiting for any clock or something



- o/p change at diff. time

- A FF circuit can maintain a binary state indefinitely until directed by an 1/p signal to switch state
- Bi-Stable device

ex: CLK signal of frequency "f" Hz
Generate another CLK freq "f/2" Hz




$$f = \frac{1}{t_p}$$




Frequency

$$f_{Hz} = f \text{ oscillations per sec}$$


$$f\left(\frac{1}{t_p}\right) > f\left(\frac{1}{2t_p}\right)$$



$$\text{frequency (Q} \uparrow \text{ pulse)} = f/2$$



T-FF Divides the CLK freq by 2.






$$\text{Duty cycle : on period} = \frac{4\text{ns}}{6\text{ns}} = \frac{2}{3}$$

$$\Rightarrow \frac{2}{3} \times 100\% = 66.66\%$$

° Perfect Square wave:



Duty cycle = 50%.

on-period = 1/2 period




Clearly there's some division going on.

How do we interpret this as counting?



ex: Can we use D-FF to Divide the CLK freq. by 2? Yes





Divide by 2 Counters

modulus of a counter is defined as the no. of unique state that a Counter will sequence through



ex. CLK freq "b" Hz

How to generate another CLK of freq "b/2"


assume we have only 2 FF
 $Q_0 \& Q_1$



blk of Pd & bff, we get transient state (glitches)




° A 3bit down counter




Asynchronous counters

- 1. Binary Ripple counters
 - Binary counters
 - A binary counter is a set of FF whose state change on response of pulse applied
- Combined state of the FF at any time is the binary equivalent of the total no of pulse that have been applied.



① Binary up counters



3bit
Binary
Counter



② 3bit Binary down counters



① LSB changes in every cycle
↳ Connect to clock




② 2nd bit change when LSB
↳ If bits are true edge triggered : Q_0 to clk_B
↳ If bits are -ve edge triggered : \bar{Q}_0 to clk_B

③ 3rd bit change when B

$$0 \rightarrow 1$$

↳ If bits are true edge Triggered : Q_1 to clk_A
↳ If bits are -ve ----- ; \bar{Q}_1 to clock_A

idea: Binary down counter



If prop. delay of ff $\neq 0$

note n-bit Ripple Counter



$$1158 \rightarrow \text{prop. Delay} = n t_{pd} \rightarrow \text{one ff prop. delay}$$

max. no. of bits we can have in Ripple counters

Time period $\leq n t_{pd}$ of Clk

one ff prop. delay.



* In Any Ripple counters on n-bits.

For proper functioning

$$n t_p \leq \text{Clk period time} \Rightarrow \frac{1}{n t_{pd}} \geq \text{freq. of Clk}$$

3bit Binary down Counter.

If $T_{pd} \neq 0$



2. Binary up Counter

