

## Digital Electronics

• Electronics.  
the study of motion of  
electron inside the semi-conductor is known as  
Electronic.

- Boolean logical idea. ∵ there are 3 classification
  1. product involving the constant 0, 1 [null, identity]
  2. Unary operation [Transfer, complementary]
  3. Binary operation [AND, OR, NAND, NOR, XOR, XNOR, Inhibition, Implication]

### • Truth table

x	y	$F_0$	$F_1$	$F_2$	$F_3$	$F_4$	$F_5$	$F_6$	$F_7$	$F_8$	$F_9$	$F_{10}$	$F_{11}$	$F_{12}$	$F_{13}$	$F_{14}$	$F_{15}$
0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	0	0	0	0	1	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	1	1	0	0	1	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

$$F_0 = 0 \text{ Null}$$

$$F_1 = x \cdot y \text{ AND}$$

$$x \cdot \bar{y}$$

$$F_2 = x \cdot \bar{y}$$

$$\text{Inhibition}$$

$$(x \text{ but not } y)$$

$$F_3 = x + y \text{ OR}$$

$$= x \cup y$$

$$F_4 = \overline{x+y} \text{ NOR}$$

$$x \downarrow y$$

$$F_5 = x \oplus y \text{ EXOR}$$

$$\bar{x}\bar{y} + xy$$

[EXNOR is also known as  
coincidence logic gate,  
equivalence logic gate].

$$F_6 = x \oplus y \text{ EXOR}$$

$$F_7 = \bar{x}y + x\bar{y}$$

$$\text{Inhibition}$$

$$(y \text{ but not } x)$$

$$F_8 = y \text{ transfer}$$

$$\text{Buffer}$$

$$F_9 = x \oplus \bar{y} \text{ Compl'ng}$$

$$(NOT)$$

(For two way  
switching operatin  
like staircase, Escalators,  
x-or logic is used).

$$F_{10} = \bar{y} \text{ Compl'ng}$$

$$(NOT)$$

$$F_{11} = x + \bar{y} \text{ Implication}$$

$$F_{12} = \bar{x} \text{ Compl'ng}$$

$$(NOT)$$

$$F_{13} = \bar{x} + y \text{ Implication}$$

$$F_{14} = \bar{x} \cdot y \text{ NAND}$$





$$x \uparrow y$$

"1" corresponding  
to minterm

"0" correspond  
to maxterm


$$S_2 \oplus S_1$$

$S_2$	$S_1$	Output
0	0	0
0	1	1
1	0	1
1	1	0



UNIVERSAL  
gate

$x \rightarrow \bar{x}$



NOT gate can be  
constructed using  
NAND gate

	NAND	4 NOR
NOT	1	1
AND	2	3
OR	3	2
EX-OR	4	5
EX-NOR	5	4


4NAND gate required for 1 NOR gate

4NOR gate required for 1 NAND gate

\* these is applicable only on individual  
not for expression

NAND



1. NOT





NOR





2. AND




3. OR






$$\begin{aligned} &\rightarrow \overline{x \cdot \bar{x} \cdot y} + \overline{y \cdot \bar{x} \cdot \bar{y}} \\ &\rightarrow \overline{x \cdot \bar{x} \cdot y} + \overline{y \cdot x \cdot \bar{y}} \\ &\rightarrow x \cdot \bar{x} \cdot y + y \cdot \bar{x} \cdot \bar{y} \\ &\rightarrow x[\bar{x}+y] + y[\bar{x}+\bar{y}] \\ &\rightarrow (\bar{x} \cdot \bar{x}) + (\bar{x} \cdot y) + (\bar{y} \cdot \bar{y}) \quad \Rightarrow x \oplus y \end{aligned}$$



### ⑤ EXNOR





Note:- Inhibition, Implication are universal gate when provided 0 & 1


ex:  $f(x,y) = \bar{x} \cdot y$

$f(x,y) = x \cdot \bar{y}$

$f(x,y) = \bar{x} \cdot y$






using these both you can create NAND gate which is universal gate



Not is not possible

$$\begin{aligned} f(x,y) &= \bar{x}+y \\ f(x,y) &= x+\bar{y} \end{aligned} \quad \left. \begin{array}{l} \text{Implication} \\ \text{De Morgan's Law} \end{array} \right.$$

$$x+x\bar{y} = \bar{x}+y$$




$\Rightarrow x+y$

#### • Alternative logic gate

$$x \rightarrow \overline{\text{DO}} \rightarrow \bar{x} \equiv x \rightarrow \text{D} \rightarrow \bar{x}$$

$$\begin{array}{c} x \rightarrow \overline{\text{D}} \rightarrow \bar{x} \\ \# \\ x \rightarrow \overline{\text{D}} \rightarrow \bar{x} \cdot \bar{y} \\ \# \\ x \rightarrow \overline{\text{D}} \rightarrow \bar{x} + \bar{y} \end{array}$$



$$\begin{array}{c} \text{NAND} \rightarrow \text{OR} \\ \text{NOR} \rightarrow \text{AND} \\ \text{AND} \rightarrow \text{NOR} \\ \text{OR} \rightarrow \text{NAND} \end{array}$$

"NAND" gate bubbled i/p is equal to "OR" gate bubbled i/p will produce same result.

• In some case conversion to alternative gate will help us to simplify it.

#### • Logic Minimization technique:-

##### SOP & POS form


x	y	minterm	f. (Given)
0	0	0	$\bar{x} \cdot \bar{y}$
1	0	1	$\bar{x} \cdot y$
2	1	0	$x \cdot \bar{y}$
3	1	1	$x \cdot y$

(product term)  
SOP form

Also can be said as  
**AND-OR**


$$f = \sum m(1,3) = \pi M(0,2)$$

$$\sum m f = \bar{x} \cdot y + x \cdot y$$



x	y	carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Half adder  
 $\text{Sum} = \bar{x} \cdot y + x \cdot \bar{y}$   
 $= x \oplus y$  (minimised expression)



SOP (⑥) Disjunctive normal form

POS (⑦) Conjunctive normal form

EX-NOR	
x	y
0	0
0	1
1	0
1	1

$x \oplus y = \bar{x} \cdot y + x \cdot \bar{y}$

$$f = (x+y) \cdot (\bar{x}+y)$$

POS or OR-AND gate

f (maxterm)	
x	y
0	0
0	1
1	0
1	1

$f = \bar{x} \cdot y$



$$f = \sum m(1, 5) = \prod M(0, 2, 3, 4, 6, 7)$$

minterm & maxterm will give same o/p for a circuit.

(we can say that minterm is complement of maxterm & vice versa)

$$b_1 = \sum m(0, 1, 2, 5, 7)$$

$$b_2 = \sum m(2, 3, 4, 5, 6, 7)$$

$$b_3 = \sum m(0, 1, 2, 4, 6)$$

$b_1$        $b_1 \cdot b_2$   
 $b_2$        $f = b_1 \cdot b_2 + b_3$   
 $b_3$        $(b_1 \cdot b_2) \cup b_3$

$$\Rightarrow \sum m(2, 5, 7) + \sum m(0, 1, 2, 4, 6)$$

$$\Rightarrow \sum m(0, 1, 2, 4, 5, 6, 7)$$

when maxterm is to be calculated then in the funtn we see for "0" and draw the expression for it.

when minterm is to be calculated then in the funtn we see for "1" and draw the expression for it.


minterm which further can't be subdivided

ex:  $\bar{x}\bar{y}$   
 $\bar{x} \quad \bar{y}$       X  
 $\bar{x} = \bar{x}\bar{y} + \bar{x}\bar{y}$

not same

$$A = \sum m(0,1,4,6,7)$$

$$B = \sum m(2,3,4,5,6,7)$$



$$\Rightarrow \overline{AB} = \sum m(2,3,5)$$

$$A\bar{B} = \sum m(0,1)$$


$$\overline{AB} + A\bar{B} = A \oplus B$$

$$\Rightarrow \sum m(0,1,2,3,5)$$

ex: Given  $b_1 = \sum m(0,1,3,5)$   
 $b_2 = \sum m(6,15)$   
 $b_3 = \sum m(1,4,5)$

$b_1, b_2, b_3$  enter OR gates. The outputs of the first two OR gates enter a third OR gate along with the input  $b_3$ . The output of this third OR gate is the result.

$$\begin{aligned} & b_1, b_2 \rightarrow \overline{b_1 \cdot b_2} \\ & \overline{b_1 \cdot b_2}, b_3 \rightarrow \overline{\overline{b_1 \cdot b_2} \cdot b_3} \\ & \Rightarrow \overline{\overline{b_1 \cdot b_2} \cdot b_3} = \\ & \Rightarrow b_1 \cdot b_2 + b_3 \\ & \Rightarrow (S)^+ (1,4,5) \end{aligned}$$



## Duality.

AND      OR

$$x \cdot x = x \quad x + x = x$$

$$x \cdot 1 = x \quad x + 1 = 1$$

$$x \cdot 0 = 0 \quad x + 0 = x$$

$$x \cdot \bar{x} = 0 \quad x + \bar{x} = 1$$

$$B = \{0, +\bar{1}\}$$

$$B = \{0, 1\}$$


Interchange

$$\underline{\text{Step 1}} \quad \{0, +\bar{1}\}$$

$$\underline{\text{Step 2}} \quad \{0, 1\}$$


ex:

$$f(A,B) = \overline{A} \cdot (B+C)$$



$$f_D = \overline{A} + (BC)$$

AND-OR



**Note**

$(f^D)^D = f$   
It happen for  
every Boolean  
Expression.

**Self duality** [ $f^D = f$ ]

$$\text{ex: } f = AB + AC + BC$$

$$f^D = (A+B)(A+C)(B+C)$$

$$\Rightarrow [A + (BC)](CB + C)$$

$$\Rightarrow A \cdot B + A \cdot C + BCB + BCC$$

$$\Rightarrow AB + AC + BC + BC$$

$$\Rightarrow [AB + AC + BC] = f$$

$$\text{So, } \boxed{f^D = f}$$

If,  $f$  is self dual

It happen only for  
some expression.

• If expression is tautology  
then its dual is also tautology

order of priority

1. [ ]
2. NOT
3. AND
4. OR

**Rules to check Self duality.**

- ① It should be neutral function. [we can say that equal no. of 0 & 1]
- ② It should not contain mutually exclusive term.

f(A, B, C)			(Given)
A	B	C	f
0	0	0	0 M <sub>0</sub>
1	0	1	1 M <sub>1</sub>
2	0	1	1 M <sub>2</sub>
3	0	1	0 M <sub>3</sub>
4	1	0	1 M <sub>4</sub>
5	1	0	0 M <sub>5</sub>
6	1	1	1 M <sub>6</sub>
7	1	1	0 M <sub>7</sub>

neutralize  
no. of terms.  
 $(m_1, m_2, m_4, m_6)$   
= no. of maxterm  
 $(M_0, M_3, M_5, M_7)$

Condition.

- ex: a)  $f = \sum m(0, 1, 3)$  ✗, ✗  
 b)  $f = \sum m(0, 1, 5, 6)$  ✗, ✗  
 c)  $f = \sum m(2, 3, 4, 5)$  ✗, ✗  
 d)  $f = \sum m(0, 1, 2, 3)$  ✗, ✗

$$0 \rightarrow 000 \quad (0, 7)$$

$$7 \rightarrow 111$$

$$1 \rightarrow 001 \quad (1, 6)$$

$$6 \rightarrow 110$$

If sum of 2 no.  
is coming out  
to be  $2^n - 1$  then  
it's mutually  
exclusive  
where "n" is  
no. of variable  
in funcn

$$2 \rightarrow 010 \quad (2, 5)$$

$$5 \rightarrow 101$$

so, all these  
pair are  
mutually  
exclusive.

If there sum  
is coming out  
to be  $\textcircled{7}$  if  
variable are ABC

$$2^n - 1$$

• no. of self dual form

ex:  $f(A, B, C)$

$n=3$  variable

$$(0,1) (1,6) (2,5) (3,4)$$

$\downarrow \quad \downarrow \quad \downarrow \quad \downarrow$

2 possibility       $2 \times 2 \times 2 \times 2 = 16$

$$f = \sum m(0, 1, 2, 3)$$

$$f = \sum m(7, 1, 2, 3)$$

$$f = \sum m(0, 1, 2, 4)$$

⋮  
16 combination.

so,  $2^4$

$\downarrow$

$2^2$

$\downarrow$

$2^{2^{3-1}}$

$\downarrow$

Self  
Dual.

So, general formula will be

$$2^{2^{n-1}}$$

Shortcut

$x \oplus$	$x = 0$	$\uparrow$
$x \oplus$	$\bar{x} = 1$	
$x \oplus$	$1 = \bar{x}$	
$x \oplus$	$0 = x$	

↓ Your Shortcut

$x \odot$	$x = 1$
$x \odot$	$\bar{x} = 0$
$x \odot$	$1 = x$
$x \odot$	$0 = \bar{x}$

$$\begin{aligned} \overline{x \oplus y} &= x \odot y \\ \overline{\bar{x} \oplus y} &= x \odot y \\ x \oplus \bar{y} &= x \odot y \\ \bar{x} \oplus \bar{y} &= x \oplus y \end{aligned}$$

$$\overline{x \oplus y} = x \odot y$$

$$(x \oplus y) \oplus z = (x \odot y) \odot z$$

$$\overline{(x \oplus y) \oplus z} = [(x \odot y) \odot z] \odot z$$

for 2 input gate


• for even no. of variable

$$\overline{\text{EXOR}} = \text{EXNOR}$$

• for odd no. of variable

$$\text{EXOR} = \text{EXNOR}$$

Two 2 IP gate



$$\text{EXOR} = \text{EXNOR}$$

Direct 3 IP gate





$$\text{then } \text{EXOR} \neq \text{EXNOR}$$

$x$	$y$	$z$	$x \oplus y$	$(x \oplus y)yz$	$xyz$	$xyz$	$(xyz)z$
0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	1	0	0	0	0
1	0	1	1	0	0	0	0
1	1	0	0	0	1	1	1
1	1	1	0	1	1	1	1


### Degenerative forms.

If a 2-level logic gate system of P is expressed by a single logic gate then that 2 level logic gate system is known as Degenerative form for a single logic gate.

ex: AND-AND is the degenerate for the single AND gate




### non-Degenerative form.



combinations present in the same row of above representation are Dual form


### Shortcut



all the corresponding are dual form

all these form are non-degenerative form

method to remember



- positive & negative logic

(+)ve logic

High  $\rightarrow$  1

Low  $\rightarrow$  0

(-)ve logic

High  $\rightarrow$  0

Low  $\rightarrow$  1

ex:  $-A \cup \neg S \cup V$  Highest  
0      1  
(-ve) logic

True AND logic		
A	B	$f = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

(-ve) AND $\equiv (\neg A) \cup (\neg B)$ OR		
A	B	$f = A \cdot B$
1	1	0
1	0	0
0	1	0
0	0	1

• -ve AND is equal to (+ve) OR & vice-versa.

• -ve NAND is equal to (+ve) NOR & vice-versa.

### Note

• NAND & NOR are universal gate through which we can create all other gate. So, its functionally complete.

- Complementing the Boolean expression.

Step 1: convert it into dual form

Step 2: Complement each individual variable.

$$\text{ex: } f = (\bar{A} \cdot B) + C$$

$$\text{Step 1: } f = (\bar{A} + B) \cdot C$$

$$\text{Step 2: } f = (\bar{\bar{A}} + \bar{B}) \cdot \bar{C}$$

$$\Downarrow \\ \bar{f} = (A + \bar{B}) \cdot \bar{C}$$

Generalize;  
if we have 'n' variable  
& 'm' minterms present  
then

$$2^n C_m$$

- If we have 2 variable then total no. of functn can be  $2^2 \Rightarrow 2^4 = 16$
- out of 16 only 7 are mostly used which are also implemented in form of logic gate.

$$f(x,y) = xy \rightarrow \text{AND}$$

$$f(x,y) = \bar{x}y + x\bar{y} + xy \rightarrow \text{OR}$$

$$f(x) = \bar{x} \rightarrow \text{NOT}$$

$$f(x,y) = \bar{x}\bar{y} + \bar{x}y + x\bar{y} \rightarrow \text{NAND}$$

$$f(x,y) = \bar{x}\bar{y} \rightarrow \text{NOR}$$

$$f(x,y) = \bar{x}y + x\bar{y} \rightarrow \text{XOR}$$

$$f(x,y) = xy + \bar{x}\bar{y} \rightarrow \text{XNOR}$$

### a Type of gate

Basic or fundamental gate

$\rightarrow$  AND  $\rightarrow$  S/I/P can be 'n'

$\rightarrow$  OR  $\rightarrow$  " " " "

$\rightarrow$  NOT (Inverted O/P  $\rightarrow$  S/I/P can be only bubbled)

ex: How many minterm will be present in 'n' variable AND functn. is  $2^n - 1$

2 variable

$$f(x,y) = x \cdot y$$

3 variable

$$f(x,y,z) = x \cdot y \cdot z$$

### Derived gate

- NAND  $\rightarrow$  universal gate
- NOR  $\rightarrow$  Ringsum  $x \oplus y$
- XOR  $\rightarrow$  Ringsum  $x \oplus y$
- XNOR  $\rightarrow$   $x \oplus y$

ex: How many minterm will be present in 'n' variable OR functn

$$2^n - 1$$

only one absent when all are zero.

ex: no. of minterm in NOR is

$$\text{OR} \rightarrow \text{NOR}$$

$$2^n - 1 \rightarrow 1$$

ex: no. of minterm in NAND.

will be  $\overline{\text{AND}} \rightarrow \text{NAND}$

$$\overline{1} \rightarrow 2^n - 1$$

$\rightarrow$  XOR

O/P of XOR gate is '0'. If even no.

of input are 1  $\neq$  O/P is 1 when odd no. of 1's are 1.

no. of minterm in XOR is.

$$2^n - 1 \rightarrow \frac{2^n}{2}$$

- XNOR
- O/P of XNOR gate is 1 if even no. of 1/p are 0.
- If odd no. of 1/p are 0, then 'n' variable either you can have
  - even no. of literal false
  - odd no. of literal false

O/P of XNOR gate is 0 if odd no. of 1/p are 0.  
 No. of minterms in XNOR is  $\frac{2^n}{2}$

- If odd no. of variable then  $XOR \equiv XNOR$
- If even no. of variable then  $XOR \equiv XNOR$

#### Principle of duality

$1 \rightarrow 0$
$0 \rightarrow 1$
$+ \rightarrow +$
$+ \rightarrow +$

- NAND & NOR are dual of each other

- XOR & XNOR are dual of each other.
- AND & OR are dual of each other.

- boolean function is combination of boolean term or minterms.

ex  $f(A, B, C) = (B+C)(A+B)$  is in standard POS  
 No, as in 1st term A is missing & in 2nd term C is missing  
 Hence above functn is in POS but not SPOS.

- XNOR &
- XOR variable of 'n' variable is neutral functn

- Self Dual.
- no. of neutral functn for 3 variable?

$$2^3 \rightarrow 8 \text{ minterm}$$

& half should be present

$$E_{C_4} = \frac{8 \times 7 \times 6 \times 5}{4 \times 3 \times 2 \times 1} = 70 \text{ functn}$$

- for "n" variable functn then neutral functn

$$2^n C_{2^n-1}$$

- Orthogonal functn  
A functn whose Dual & complement both are same
- ex:  $f = A \oplus B$   
 $f^0 = A \odot B$   
 $f^c = A \oplus B$

Bob 'n' variable the orthogonal functn are  
 $\textcircled{2^n}$  minterm  
 $\rightarrow \frac{2^n}{2} = 2^{n-1}$  pair } and you need to choose half of it  
so from  $\frac{2^{n-1}}{2} = 2^{n-2}$

K-Map.

ex: AB  
CD

1	0	1	1
1	1	1	1
1	1	1	1
1	1	1	1

then these will be represented as ① & literal count will be zero

- Implicant  
given 2 functn  $f_1$ ,  $f_2$   
st.  $f_1 \leq f_2$  then  $f_1$  is called implicant of  $f_2$   
i.e.  $f_1 \rightarrow f_2$  is tautology  
simply we can say that every subset of boolean functn is an implicant]

ex:  $f(A,B,C) = AB + BC$   
How many functn can cover 'f'?

$$f(A,B,C) = \sum m(6,7,3)$$

3 are present


total minterm ] so,  $8 - 3 = 5$   
 $2^3 = 8$

so,  $2^5 = 32$  functn

- In logic/B.A we say  $f$  covering means  $g \rightarrow f$  is a tautology.

A	B	$f_1$	$f_2$	$f_1 \rightarrow f_2$
0	0	0	0	1
0	1	1	1	1
1	0	1	1	1
1	1	0	1	1

$f_2$  covers  $f_1$  :  $f_1 \rightarrow f_2$  is Tautology



$$g \subseteq f$$

$$g \rightarrow f$$

$$P \rightarrow Q$$

i.e. If functn "f" has "n" minterms then how many implicant.

- $\textcircled{2^n}$  no. of subset.  
If functn "f" has "n" variable  
then how many functn can covers "f"?

$n \rightarrow \textcircled{2^n}$  minterm

$\textcircled{2^n - x}$  are absent

& for these we have 2 choice  
Present or absent

$$\boxed{2^{2^n - x}}$$

	AB	00	01	11	10
CD	00		1		
01	1			1	
11		1			1
10	1		1		

$\Rightarrow$  XOR  
 Odd no.  
 of literal  
 true)  
 If even then  
 it's XNOR

$$A \oplus B \oplus C \oplus D$$

ex: How many functions does  $f_1 \cdot f_2 + f_1 + f_2$   
 represent?

$$f_1(a, b, c) = \sum m(0, 2, 4) + d(3, 5, 7)$$

$$f_2(a, b, c) = \sum m(2, 3) + d(1, 6, 7)$$

$$f_1 \cdot f_2 = \sum m(2) + d(3, 7)$$

$$f_1 + f_2 = \sum m(0, 2, 3, 4) + d(1, 5, 6, 7)$$

a	b	c	$f_1$	$f_2$	$f_1 \cdot f_2$	$f_1 + f_2$	Same coary
0	0	0	0	0	0	1	1
0	0	1	0	1	0	1	1
0	1	0	1	0	0	1	1
0	1	1	1	1	1	1	1
1							

small example taken  
 ex:  $f_1(a, b) = \sum m(0, 1) + d(0, 2)$


$$f_2(a, b) = \sum m(2) + d(0, 1, 3)$$

a	b	$f_1$	$f_2$	$f_1 \cdot f_2$	$f_1 + f_2$
0	0	0	0	0	0
0	1	1	0	0	1
1	0	0	1	0	1
1	1	1	1	1	1



\* Venn Diagram



$$\therefore x+x \cdot y = x$$



$$\therefore x + \bar{x} \cdot y = x + y$$



2nd method



$$\rightarrow \overline{A \cdot B + \bar{A} \cdot \bar{B}}$$

$$\rightarrow \overline{A \oplus B}$$

$$\rightarrow A \oplus B$$

taking unshaded area's and complementing it.

ex:



\* Boolean laws

NOT

$$(A')' = A$$

Involutionary theorem.

AND

$$x \cdot x = x$$

$$x \cdot 0 = 0$$

$$x \cdot 1 = x$$

$$x \cdot \bar{x} = 0$$

OR

$$x + x = x$$

$$x + 1 = 1$$

$$x + 0 = x$$

$$x + \bar{x} = 1$$

\* Commutative law

$$\rightarrow x \cdot y = y \cdot x$$

$$\rightarrow x + y = y + x$$

$$\begin{array}{c} x \\ y \end{array} \text{---} = \begin{array}{c} y \\ x \end{array} \text{---}$$

// same result.

\* Associative law.

$$\rightarrow (x \cdot y) \cdot z = x \cdot (y \cdot z)$$

$$\rightarrow (x + y) + z = x + (y + z)$$

\* Distributive law

$$\rightarrow x \cdot (y + z) = x \cdot y + x \cdot z$$

$$\rightarrow x + (y \cdot z) = (x + y) \cdot (x + z)$$

\* DeMorgan law.

$$\overline{x \cdot y} = \bar{x} + \bar{y}$$

$$\overline{x+y} = \bar{x} \cdot \bar{y}$$

Commutative.

AND
OR
NAND
NOR
Ex-OR
Ex-NOR

Associative.

AND
OR
NAND
NOR
Ex-OR

- note:-
- ↳ NAND, NOR  
Commutative  
but not associative.

- Consensus theorem.

$$A \cdot B + \bar{A} \cdot C + \underline{\bar{B} \cdot C} = A \cdot B + \bar{A} \cdot C$$

Redundant

- Transposition theorem.

$$A \cdot B + \bar{A} \cdot C = (A + C) \cdot (\bar{A} + B)$$

- Absorption law.

$$x + xy = x$$

RLR (Redundant literal rule)

$$x + \underline{\bar{x}y} = x + y$$

variable  $\rightarrow 2 \{x, y\}$   
literal  $\rightarrow 5$

$\{x, \bar{x}, y, \bar{y}, z, \bar{z}\}$

### K-Map.

- ↳ It is the modification of the Venn diagram
- ↳ It is the group of adjacency cell. each cell is represented by minterm.

$\bar{B}$		$B$			
		$\bar{A}$	$A$	$\bar{A}$	$A$
$\bar{A}$	$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	$AB$	
$A$					

		$\bar{B}$		$B$	
		$\bar{A}$	$A$	$\bar{A}$	$A$
		0 0 0			
		0 0 1			
		0 1 0			
		0 1 1			
		1 0 0			
		1 0 1			
		1 1 0			
		1 1 1			

		$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$BC$
		$\bar{A}$	$A$	$\bar{A}$	$A$
		$\bar{A}\bar{B}\bar{C}$ 000	$\bar{A}\bar{B}C$ 001	$\bar{A}B\bar{C}$ 011	$\bar{A}B\bar{C}$ 010
		1		3	2

		$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$BC$
		$\bar{A}$	$A$	$\bar{A}$	$A$
		$\bar{A}\bar{B}\bar{C}$ 000	$\bar{A}\bar{B}C$ 001	$\bar{A}B\bar{C}$ 011	$\bar{A}B\bar{C}$ 010
		4	1	3	2

		$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	$BC$
		$\bar{A}$	$A$	$\bar{A}$	$A$
		$\bar{A}\bar{B}\bar{C}$ 100	$\bar{A}\bar{B}C$ 101	$\bar{A}B\bar{C}$ 111	$\bar{A}B\bar{C}$ 110
		5	4	7	6

- You should be carefull about the 2 format whether its LSB or MSB (By Default)
- B/C ans. get different with different format.

$f(ABC)$   
MSB LSB

	$\bar{A}B$	$\bar{A}B$	$AB$	$A\bar{B}$
$C$	$\bar{A}BC$ 000 0	$\bar{A}\bar{B}C$ 010 2	$A\bar{B}C$ 110 6	$A\bar{B}C$ 000 4
$C$	$\bar{A}B\bar{C}$ 001 1	$\bar{A}B\bar{C}$ 011 3	$A\bar{B}\bar{C}$ 111 7	$A\bar{B}\bar{C}$ 011 5

~~$\bar{A}B$  b/c  
 $C$  is LSB  
in MSB position.~~

ex.  $f(ABC)$

	$\bar{A}B$	$\bar{A}B$	$AB$	$A\bar{B}$
$C$	$\bar{A}\bar{B}\bar{C}$ 0	$\bar{A}\bar{B}C$ 1	$A\bar{B}C$ 2	$A\bar{B}\bar{C}$ 3
$C$	$\bar{A}B\bar{C}$ 4	$\bar{A}B\bar{C}$ 5	$A\bar{B}\bar{C}$ 7	$A\bar{B}C$ 6

	$\bar{B}D$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}B$	0	1	3	2
$\bar{A}B$	4	5	7	6
$AB$	8	9	11	10
$A\bar{B}$	12	13	15	14

$f(ABC)$   
MSB LSB

$$f = \sum m(0, 1, 2, 6)$$

000	001	010
000	001	010

$$f = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC$$

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	1	1		1
$A$				1

$$f = \bar{A}\bar{B} + BC$$

	$\bar{A}\bar{C}\bar{D}$	$\bar{A}\bar{C}D$	$\bar{A}C\bar{D}$	$\bar{A}CD$
$\bar{A}B$	1			
$\bar{A}B$	1	1	1	1
$AB$		1	1	1
$A\bar{B}$	1			1

$\bar{A}CD$  (E-P-S)

	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	3	2
$\bar{A}\bar{B}$	4	5	7	6
$AB$	8	9	11	10
$A\bar{B}$	12	13	15	14

E-P-I redundant  $(X \oplus D)(P-S)$

note:-  
always the  
 $\bar{ABC}$  grp. must  
be done  
from  
higher  
order to the  
lower  
order.

Footer  
Quad  
pair

Redundant grouping in K-map

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	1	1		1
$A$				1

PI redundant ( $BC$ )

$$f = \bar{A}C + AB$$

it is that part of the circuit with or without it there  
is no effect of the circuit result.

we represent  
it by ①

- Universal gate
- NAND & NOR are universal known as universal logic gate
- So by using these gate any boolean functn can be designed that's why NAND & NOR are known as functionally complete

• in the same manner inhibition, implication provide with 1,0 are also universal gate & treated as functionally complete

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	1	1		1
A			1	1

$$f = \sum m(0, 1, 2, 6, 7)$$

- Q)  $\bar{A}\bar{B} + \bar{A}\bar{C} + B\bar{C} + AB$   
 A)  $\bar{A}\bar{B} + \bar{A}\bar{C} + AB$   
 C)  $\bar{A}\bar{B} + B\bar{C} + AB$   
 D) none

• **Implicant**  
 A single one or a group of 1's in K-map is called implicant

$$\bar{A}\bar{B} \rightarrow E.P.I$$

$\bar{A}\bar{C}$  } one of these  $\rightarrow P.I$  Selective  
 $\bar{B}\bar{C}$  } becomes  $\rightarrow P.S$  Redundant.

$$AB \rightarrow E.P.I$$

→ any single 1 @ group of 1's that can't be included in bigger rectangle in K-map

prime Implicant

- all possible groupings in K-map are known as prime implicant [only from higher order to the lower order] should not be subset of other implicant

essential prime implicant

- it is that prime implicant only in which there should be atleast single one which is having a chance of only one time grouping.

ex: the no. E.P.S. in "0"

$$f(x_1, x_2, x_3) = \sum m(0, 2, 6, 7, 8, 9, 13, 15) \text{ is.}$$


(zero E.P.S.)  
no E.P.I b/c

there is no single "1" available which is only associated with one group.

1		
		1 1
	1	1
1	1	
1	1	

	$\bar{B}\bar{C}$	$\bar{B}C$	$BC$	$B\bar{C}$
$\bar{A}$	1 1		1	1
A			1 1	

1	1	1	1
1	1	1	1
1	1	1	1
1	1	1	1



So, its cyclic prime implicant

• Cyclic Prime Implicant:

If the no. of EPS are zero it is said to be cyclic prime implicant.

• non-prime implicant.

It is that one in the K-map which is not able to get any grouping.

ex:

	$\bar{B}C$	$\bar{B}C$	$BC$	$B\bar{C}$	
A	1		1		CP-2
A			1	1	E.P.S

Nonprime  
Implicant  
(non-PI)

	ABC	Minterm
0	000	1
1	001	0
2	010	0
3	011	1
4	100	0
5	101	0
6	110	1
7	111	1

• Don't care condition  
in the K-map

↳ It is an undefined OIP corresponding to unoccurred IP

$$f = \sum m(1, 2) + d(3, 5, 7)$$

	$\bar{B}C$	$\bar{B}C$	$BC$	$B\bar{C}$	
A	1	X	1		
A	X	X			

$$f = \bar{A}B + C$$

↳ If there is don't care then the pair we are making should be in the higher order

Octet  
quad  
pair

Only don't care  
don't make part of

↳ Selective Prime Implicant

those prime implicant which are under the process of selection treated as selective prime implicant.

↳ always occur in pairs

• Minterms

↳ It indicate one in the K-map (it must consist of all the variable)

• Implicants


↳ It indicate one in the K-map (it may or may not consist all variables in the K-map)

$$\text{ex: } f = \bar{A}\bar{B}\bar{C} + \bar{B}C + A\bar{B}$$

↳ Implicant.

ex: Design a logic circuit of 4 IP which give an alarm at 5:00 clock &

10'0 clock.



ABCD

	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
0.X				
1.0	X		0	0
2.0				
3.0				
4.0				
5.1				
6.0				
7.1				
8.0				
9.0				
10.0				
11.0				
12.0				
13.X				
14.X				
15.X				

AB

• POS form  
 in K-map  
 wrong method  
 $\overline{SOP} = POS$

ex.  $f = \sum m(0,1,6,7)_{SOP} = KM(2,3,4,5)$   
 $\overline{B-C} \quad \overline{B-C} \quad BC \quad B\bar{C}$   
 $\begin{array}{|c|c|c|c|} \hline \bar{A} & 1 & 1 & \\ \hline A & & & 1 \\ \hline \end{array}$   
 $\Rightarrow \overline{A-B} + A \cdot B$  SOP

Step 1:

$$(\bar{A} + \bar{B}) \cdot (A + \bar{B})$$

Step 2:

$$(\bar{A} + \bar{B}) \cdot (\bar{A} + B)$$

$$(A + B) \cdot (\bar{A} + \bar{B})$$

|| Correct method

Step 1: Interchange  $(-, +)$

Step 2: Compl' individual variable.

	B+C	B\bar{C}	\bar{B}+\bar{C}	\bar{B}+C
A			0	0
\bar{A}	0	0		

$$f = (\bar{A} + B) \cdot (A + \bar{B}) \cdot POS$$

$$\Rightarrow \overline{AA} + \overline{AB} + BA + \overline{BB}$$

O

O

\*\*\*

- Implementation of the Boolean expression
- By using completely by NAND gate.
- By using only

Q. no. of NAND gate required 3; if  $\bar{A}$  is given

$$ex. f = \bar{A} \cdot B + C \cdot D \text{ (SOP form)}$$

4; if not given  
it required 1 extra.

$$\Rightarrow \overline{\overline{A} \cdot B + CD}$$

$$\Rightarrow \overline{\overline{A} \cdot B + \overline{CD}}$$

Step 1: Bar Bar Karo

Step 2: Inner Bar Ko Expand Karo.

no. of NAND gate 4; if  $\bar{B}$  is given

$$ex. f = (\bar{A} + B) \cdot (C + D) POS$$



Suppose it as  $\overline{x \cdot CC + DD}$

if  $\bar{B}$  is not given

$$\overline{x \cdot CC + DD}$$

$$\Rightarrow \overline{\overline{x} \cdot \overline{CC} + \overline{DD}}$$

$$\Rightarrow \overline{\overline{x} \cdot \overline{CD}}$$




using NOR gate.

$$f = (\bar{A} + B) \cdot (C + D) \text{ POS}$$

$$\Rightarrow \overline{\overline{(\bar{A} + B)} \cdot (C + D)}$$

$$\Rightarrow \overline{\overline{(\bar{A} + B)} + \overline{(C + D)}}$$



so, 3 NOR is required if  
Ⓐ is given.

else 4 NOR is required if  
Ⓐ is not given.

using NOR gate

$$b = \overline{\overline{(\bar{A} \cdot \bar{B})} + C \cdot D}$$


$$\bar{x} + C \cdot D$$

$$\Rightarrow \overline{(x + C) \cdot (x + D)} \text{ POS.}$$

$$\Rightarrow \overline{\overline{(x + C)} + \overline{(x + D)}}$$


④ Invertor  
required.  
f is given  
else

⑤



$$B \rightarrow \bar{B}$$


$$A \rightarrow \bar{A}$$




- NAND is friendly to SOP
- NOR is friendly to POS

(means required min. no  
gate)

### • Sequential circuit




### • Latch




### Case I

$S=1$ ,  $R=1$  Initially  $Q=0$ .



$S=1$ ,  $R=1$ , Initially  $Q=1$



• the present O/P not only depend on present I/P, it also depend on past O/P

• logic gate with feedback connection can be treated as sequential circuit ex: latch's

• Latch are 2 type

- ↳ 1. NAND gate latch
- ↳ 2. NOR gate latch.

S	R	$Q^+$	
Case 1:	1	NC	- no change - (memory)
Case 2:	1	0	- Reset
Case 3:	0	1	- Set
Case 4:	0	0	- Don't care (unused)



• Active low & active high


Active means  $Q^+=1$

low means "S" is low ("0")  
high means "S" is high ("1")

NC (memory)


**Case II**

$S=1, R=0$ , Initially  $Q=0$ .




$Q^+=0$   
(Reset)

$S=1, R=0$  Initially  $Q=1$




**Case III**

$S=0, R=1$  Initially  $Q=0$ .




$Q^+=1$   
(Set)

$S=0, R=1$ , Initially  $Q=1$ .




Case IV

$S=0, R=0$ , initially  $Q=0$



$S=0, R=0$ , initially  $Q=1$ .




Key point of operation.


feedback connection should be operated until we get stable Qp

- apply the operation until you get new value (unstable)  
once you get the same value (stable value)  
then write in table.

Active low.



Active high.



S	R	$Q^+$
1	1	NC (memory)
1	0	0 Reset
1	1	1 Set
0	0	Don't care (unused)



S	R	$Q^+$	
1	1	X	Don't care
1	0	1	Set
0	1	0	Reset
0	0	NC (memory)	

- The SR latch can be controlled with the help of the switch known as "gated SR latch".
- The controlling can also be done with the help of a clock generator known as "clocked SR flip flop".

### J-K Flip-flop

It is the modification of SR flip-flop with external feedback connection. (When  $J=1$  &  $K=1$  & when CLK pulse is applied we get  $Q^+ = \bar{Q}$  then we get Toggle condition.)

CLK/J	K	$Q^+$
1	1	$\bar{Q}$ (Toggle)
1	0	1 set
0	1	0 reset
0	0	N (Normal)



- 5-variable K-map

	$\bar{A}$	$A$		
$\bar{D}\bar{E}$	$\bar{D}\bar{E}$	$D\bar{E}$	$D\bar{E}$	
$\bar{B}C$	1	1	1	1
$\bar{B}C$				1
$BC$	1	1	1	1
$BC$	1	1	1	1
$\bar{B}\bar{C}$	1			1

	$\bar{A}$	$A$		
$\bar{D}\bar{E}$	$\bar{D}\bar{E}$	$D\bar{E}$	$D\bar{E}$	
$\bar{B}C$	1	1	1	1
$\bar{B}C$	1			
$BC$	1	1	1	1
$BC$	1	1	1	1
$\bar{B}\bar{C}$	1			1

To check whether the two pair or grp are matching or not in two different table then we draw expression & check whether there's a difference of only one or not [not more than that]

ex:  $\bar{A}\bar{D}\bar{E}$ ,  $A\bar{D}\bar{E}$

- Race around problem in J-K flip flop. (In level trigger)
  - when  $J=1 \neq K=1$  & CLK pulse is applied  $T_c > T_p$  propagation time CLK pulse time we get the repetition of CLK pulse for some VP of CLK pulse known as "race around problem in JK flip flop".

- Method to avoid the race around condition




1. Reduce the CLK pulse width,  $T_c \leq T_p$

2. By using Edge triggering

↳ it is of 2 type.

i. (+ve) Edge triggering / Rising Edge triggering / Leading Edge triggering

ii. (-ve) Edge triggering / Trailing Edge triggering / Falling edge triggering




\* Key  
• When  
Mas  
Ob  
cas

3. By using Master slave J-K flip-flop race around problem can be solved.


\* Key point

- When Slave section is 'ON' & toggle occurs, at that instance of time Master section is in the 'OFF' state so there is no repetition of toggle & race around problem will be solved.

case: "ON" case



case: "OFF" case.




Race condition

when  $Q \neq \bar{Q}$  are same  
then we can't predicate  
the next OLP & OLP depend  
on gate delay, not on  
lfp


Master slave JK flip-flop is made  
by ② SR flip-flop (level triggered)  
but work as ① JK edge triggered  
(-ve)

D-Flip flop (active high)





CK	D	Q <sup>+</sup>
0	0	0
1	0	1

D-Flip flop (active high)



T-Flip flop.



CK	T	Q <sup>+</sup>
0	0	No change
1	1	Toggle


clock period

$$O/P \approx 1/2 \text{ Hz}$$

$$f_p \approx 1 \text{ Hz}$$

$$f = \frac{1}{T}$$

• 1 Bit Memory Cell



Latch: we can call these as latch as it can lock 1bit

**Clock**

- Time & frequency

$$T = \frac{1}{f} \quad \& \quad f = \frac{1}{T}$$


Time

Sec  
ms( $10^{-3}$ )  
μs( $10^{-6}$ )  
ns( $10^{-9}$ )  
ps( $10^{-12}$ )

frequency

Hz  
kHz  
MHz  
GHz

redraw



→ Bi-State multivibrator

i.e Latch  
(Cross Coupled NOT gate)


► Flip flop we know as Synchronous circuit b/c Change in O/P occur in synchronization with CLK

i.e Active high

Preset ① O/p(Q) ②

Clear ① O/p(Q) ②

preset




- In gated SR latch we can replace Enable pin by CLK
- Resulting circuit is called as clocked SR latch (SR Flip Flop)
- When CLK is ② only then O/P changes A/c to I/P [transparent mode]
- When CLK is ① then Q<sub>n+1</sub> ← Q<sub>n</sub> regardless of I/P. [Latch mode]
- Flip flop are level triggers & latch are edge triggers

i.e Active low

preset ⑥ O/p(Q) ①

clear ⑥ O/p(Q) ②

preset



\* Characteristic table & equation

(1) JK flip-flop

	$Q$	$J$	$K$	$Q^+$
0	0	0	0	0
1	0	0	1	0
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	1
7	1	1	1	0

- NC
- Reset
- Set
- $\bar{Q}$  toggle
- NC
- Reset
- Set
- $\bar{Q}$  Toggle.

(2) SR flip flop

	$Q$	$S$	$R$	$Q^+$
0	0	0	0	0
1	0	0	1	0
2	0	1	0	1
3	0	1	1	1
4	1	0	0	1
5	1	0	1	0
6	1	1	0	1
7	1	1	1	1

- NC
- Reset
- Set
- X don't care
- NC
- Reset
- Set
- X don't care.

	$\bar{J}K$	$JK$	$J\bar{K}$	$\bar{J}\bar{K}$	$J\bar{Q}$	$\bar{K}Q$
0	1			1		
1					1	

$$Q^+ = \bar{J}\bar{Q} + \bar{K}Q$$

Character's equation.

	$\bar{S}R$	$\bar{S}R$	$SR$	$\bar{S}R$
0			X 1	
1	1		X 1	

$$Q^+ = S\bar{R}Q$$

(3) T flip-flop

	$Q$	$T$	$Q^+$
0	0	0	0
0	0	1	1
1	0	0	0
1	1	1	1

	$\bar{T}$	$T$
0	0	1
1	1	0

	$\bar{Q}$	0
0	1	1
1	0	1

$$Q^+ = D$$

are characteristic  
eqn of D-flip flop.

D-flip-flop

(4)

	$Q$	$D$	$Q^+$
0	0	0	0
0	0	1	1
1	0	0	0
1	1	1	1

$$Q^+ = T\bar{Q} + \bar{T}Q$$

$$Q^+ = T + Q$$

characteristic  
eqn of T flip flop

\* Excitation tables or  
Transition tables

	$Q$	$Q^+$	$J$	$K$
0	0	0	0	X
0	1	1	1	X
1	0	X	1	1
1	X	0	0	0

	$Q$	$Q^+$	$J$	$K$
0	0	0	0	X
0	1	1	1	0
1	0	0	0	1
1	1	X	1	0

	$Q$	$Q^+$	$D$
0	0	0	0
0	0	1	1
1	0	1	0
1	1	0	1

	$Q$	$Q^+$	$T$
0	0	0	0
0	0	1	1
1	0	1	0
1	1	0	0

## Designing J-K flip-flops

► J-K to AB

$Q$	$A$	$B$	$Q^+$	$J$	$K$
0	0	0	1	1	X
0	0	1	0	0	X
0	1	0	X	X	X
0	1	1	1	1	X
1	0	0	0	X	1
1	0	1	0	X	X
1	1	0	0	X	0



$Q$	$Q^+$	$J$	$K$
0	0	0	X
0	0	0	0
0	1	1	X
1	0	X	0
1	1	X	X

$Q$	$\bar{A}B$	$\bar{A}B$	$AB$	$AB$
0	1	0	1	X
0	X	X	X	X

$$J = A + B'$$


$Q$	$\bar{A}B$	$\bar{A}B$	$AB$	$AB$
1	X	X	X	X
1	1	1	1	0

$$K = \bar{A} + B$$



CO-B (Chapter - 4)

6 A sequential circuit using D-flip flop.



$$S_0, D = Z\bar{X} + \bar{Z}Y$$

by option checking put  $X=K$

$$\therefore Y=J \neq Z=Q$$


$$D = Z\bar{X} + \bar{Z}Y$$

$$D = Z\bar{K} + \bar{Z}J$$

$$D = Q^+ = J\bar{Z} + \bar{Z}K$$

This is the charact<sup>n</sup> eqn of JK FF

- ④ initially  $Q=1$  with CLK pulse being given



$$S_0, J=1 \neq K=0 \text{ (from diagram)}$$

we know charact<sup>n</sup> eqn of JK FF.

$$\begin{aligned} Q^+ &= J\bar{Q} + \bar{K}Q \\ &= 1 \cdot \bar{Q} + \bar{Q}Q \end{aligned}$$

$\therefore Q^+ = \bar{Q}$  [Hence subsequent states will be complement of previous value]

Subsequent State: 0, 1, 0, 1, 0, ...



we know the character<sup>n</sup> equation of D FF


$$\Rightarrow Q^+ = D$$

$$\Rightarrow Q^+ = D = X \oplus Q \text{ i.e T-flip flop.}$$

A	B	$Q_{n+1}$
0	0	$\bar{Q}_n$
0	1	1
1	0	$Q_n$
1	1	0



$$J = \bar{A} \neq K = A \oplus B.$$



Q	A	B	$Q'$	J	K
0	0	0	1	1	X
0	0	1	1	1	X
0	1	0	0	0	X
1	1	1	0	0	X
1	0	0	1	X	1
1	0	1	1	X	0
1	1	0	1	X	0
1	1	1	0	X	1

For J

$\bar{A}B$	$\bar{A}B$	$AB$	$A\bar{B}$
$\bar{Q}$	1	1	0 0
$Q$	X	X	X X

$$J = \bar{A}$$


For K

$\bar{A}B$	$\bar{A}B$	$AB$	$A\bar{B}$
$\bar{Q}$	X	X	X
$Q$	1	0	1

$$K = \bar{A}\bar{B} + AB$$


$$K = A \oplus B$$

- ⑩ The CLK frequency applied to the digital circuit shown in figure below is 3KHz. If the initial state of the o/p "Q" of the flip-flop is '0', then the frequency of the o/p waveform Q in kHz.



$$\text{So, } x=1 \neq x_2(Q \oplus \bar{Q}) \cdot (\bar{Q} \oplus Q)$$

If  $T$  is always '1' at T  
then it's (ive) edge triggered.




Hence obtained from waveform time period  $Q$  is doubled to that of CLK. So,  $f_Q = \frac{f_C}{2} = \frac{1}{T} = 0.5 \text{ kHz}$

(12) Latch constructed with NOR & NAND gate tend to remain in the latched condition due to which configuration feature is cross coupling.

b/c latch is a type of bi-stable multivibrator having 2 stable states.

- Both the inputs of a latch are directly connected to the other's output. Such structure is known as cross coupling.

(13) If  $S$  is set high then  $Q^+$



Suppose  $Q_n = 0$ ; then

then  $J = 1 \& K = 0$ .

then, it's a set condition.


it means, that

$$Q = \bar{Q}^+$$


Suppose  $Q_n = 1$ ; then

$J = 0 \& K = 1$ .

Still the condition  $Q = \bar{Q}^+$



(14)




- The characteristic eqn of circuit will be.

$$Q^+ = D$$

$$\text{or } D = X \oplus Q$$

$$\text{so, } Q^+ = X \oplus Q$$

T<sub>1</sub> initially  
 $A=1 \neq B=1$   
 replaced by  
 $101010\dots$



then O/p  $X \neq Y$ ?

T<sub>3</sub> A/C to question

both  $X=Y$  then  
 $1,1$  then set  
 else Reset  $\neq$   
 $0,1$  then compl<sup>n</sup>  
 else No change

Q	X	Y	$Q^+$
0	0	0	0
0	0	1	Q → 1
0	1	0	NC → 0
0	1	1	1
1	0	0	0
1	0	1	Q → 0
1	1	0	NC → 1
1	1	1	1

	$\bar{X}Y$	$\bar{X}Y$	$XY$	$XY$
$\bar{Q}$	0	1	1	0
Q	0	0	1	1


so,  $Q^+ = QX + \bar{Q}Y$

- Flip-flop conversion

① given  $x \times y$  flip flop  
↳ fund<sup>n</sup> table

$x$	$y$	$Q^+$	$Q_n$
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	1

from  
• State transition  
Diagram



- Truth table

$x$	$y$	$Q$	$Q^+$
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	0

- charact<sup>n</sup> equation

$$Q^+ = f(x, y, Q)$$

$$= \sum m(0, 3, 6, 7)$$

$x$	$y$	$Q$	$Q^+$
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	0

$$Q^+ = \bar{x}\bar{y}Q + x\bar{y} + yQ$$

- Excit<sup>n</sup> table

$Q$	$Q'$	$x$	$y$
0	0	1	0
0	1	0	1
1	0	0	0
1	1	1	1

$Q$	$Q'$	$x$	$y$
0	0	1	0
0	1	0	1
1	0	0	0
1	1	1	1

- ii) given: funct<sup>n</sup> table


LM flip flop

L	M	$Q^+$
0	0	0
0	1	0
1	0	1
1	1	0

- Truth table

L	M	$Q$	$Q^+$
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1

- State transi<sup>n</sup> diagram



- charact<sup>n</sup> equat<sup>n</sup>

$$Q^+ = \sum m(2, 5, 6, 7)$$

L	M	$Q$	$Q^+$
0	0	0	0
0	1	0	0
1	0	1	0
1	1	0	1

$$Q^+ = M\bar{Q} + L\bar{Q}$$

- Excit<sup>n</sup> table

$Q$	$Q'$	$L$	$M$
0	0	1	0
0	1	0	1
1	0	0	0
1	1	1	1

ET<sub>3</sub>

$Q$	$Q'$	$L$	$M$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

(58)

ET<sub>3</sub>

$Q$	$Q'$	$L$	$M$
0	0	1	0
0	1	0	1
1	0	1	0
1	1	0	1

(58)

ET<sub>4</sub>

$Q$	$Q'$	$L$	$M$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

- Flip flop conversion

i) convert SR FF to JK FF & vice versa

given FF  $\Rightarrow$  desired FF


• Truth table of JK

J K Q	Q <sup>+</sup>	S R
0 0 0	0	0 X
0 0 1	1	X 0
0 1 0	0	0 X
0 1 1	0	0 1
1 0 0	1	1 0
1 0 1	1	X 0
1 1 0	1	1 0
1 1 1	0	0 1

$\downarrow$  S as in term of JKQ

JK	00	01	11	10
Q	0		(1 1)	
	1	X		X

$S = J\bar{K}$



ii) construct D flip flop from SR flip flop

• Truth table of Desired FF


D	Q	Q <sup>+</sup>	S	R
0 0	0	0	0 X	
0 1	0	1	1 1	
1 0	1	1	X 0	0
1 1	1	0		0

$S \rightarrow D$

D	0	0	1	X
Q	0	0	(1)	X
	1	1		

$R \rightarrow \bar{D}$


D	0	0	X	1
Q	0	0	(X)	1
	1	1		




(iii) Construct T FF from SR FF

• Truth table


T	Q	$Q^+$	S	R
0	0	0	0	0
0	1	1	X	0
1	0	0	1	0
1	1	0	0	1



$$S = T \bar{Q}$$



$$R = T Q$$





(iv) Construct T FF from D FF

• Truth table

T	Q	$Q^+$	D
0	0	0	0
0	1	1	1
1	0	0	0
1	1	0	1



$$D = \bar{T}Q + T\bar{Q}$$

$$D = T \oplus Q$$




(v) Construct T FF from JK FF given Desired


T	Q	$Q^+$	J	K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	X
1	1	0	X	1



For J



$$J = T$$



$$K = T$$

Q. Characteristic eqn of DFF is  $Q^+ = \bar{x}_1 \bar{Q} + \bar{x}_2 Q$   
 Realize it by by  $T_{FF}$  (given)

(1st) draw Truth table of Desired one

$x_1$	$x_2$	$Q$	$Q^+$	$T$
0	0	0	1	1
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	1


$x_1 x_2$	00	01	11	10
$Q$	0	1	1	1
1	1	1	0	0

K-map

$$T = \sum m(0, 2, 3, 7)$$

$x_1 x_2$	00	01	11	10
$Q$	0	1	1	1
1	1	1	0	0

$$\bar{x}_1 \bar{Q} + x_2 Q$$




(2) Realize  $T_{FF}$  from  $x_1, x_2$ , FF. Assume  
 characteristic eqn of  $x_1 x_2$  FF is  $Q^+ = \bar{x}_1 \bar{Q} + \bar{x}_2 Q$   
 (given)

$T$	$Q$	$Q^+$	$x_1$	$x_2$
0	0	0	1	X
0	1	1	X	0
1	0	1	0	X
1	1	0	X	1

Excitation table

$Q$	$Q^+$	$x_1$	$x_2$
0	0	1	X
0	1	X	0
1	0	X	1
1	1	X	0



Truth table

$x_1$	$x_2$	$Q$	$Q^+$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

for  $x_1$

$Q^+$	0	1
0	1	X
1	X	X

$x_1 = \bar{T}$

for  $x_2$

$Q^+$	0	1
0	X	1
1	1	X

$x_2 = T$

Q. State transition diagram of  $xy_{FF}$  is.. Realize it  
desired using JK<sub>FF</sub>  
given

• function table

x	y	$Q^+$
0	0	0
0	1	1
1	0	1
1	1	0

• truth table

x	y	$Q$	$Q^+$	J	K
0	0	0	0	0	0
0	1	0	1	0	1
1	0	1	0	1	0
1	1	1	0	1	1
-	-	-	-	-	-
0	-	-	-	0	-
-	0	-	-	-	0
-	-	0	-	-	-
-	-	-	0	-	-
-	-	-	-	0	-
-	-	-	-	-	0

For J


x	y	00	01	11	10
0	0	1	1	1	1
1	x	x	x	x	x

$$\bar{x}y + x\bar{y}$$

For K

x	y	00	01	11	10
0	0	x	x	x	x
1	x	1	1	1	1

$$\bar{x}y + x\bar{y}$$



Q. Construct AB<sub>FF</sub> from T<sub>FF</sub> (desired) (given)

AB	$Q^+$
00	0
01	1
10	1
11	0

• truth table of desired flipflop

A	B	$Q$	$Q^+$	T
0	0	0	0	0
0	1	*	0	-
1	0	-	1	-
0	1	0	0	-
1	0	1	1	-
0	0	1	0	0
1	1	*	1	-
1	0	1	0	-
1	1	0	1	-

→ T in terms of

ABQ

AB	00	01	10	11
0	0	1	1	1
1	1	0	0	0

$$\bar{A}Q + A\bar{Q} + B$$

Ques




this flip-flop is **D**

$$Q^+ = x$$

$$\begin{aligned} Q^+ &= T \oplus Q \\ &= 2 \oplus Q \oplus Q \\ &= x \oplus Q \\ &\downarrow \\ &= x \end{aligned}$$


ex:



$$\begin{aligned} Q^+ &= JQ + \bar{K}Q \\ &= X\bar{Q} + \bar{X}Q \\ &= X\bar{Q} + XQ \\ &= X(Q + \bar{Q}) \end{aligned}$$

$$Q^+ = x + D \quad \boxed{\text{D FLIP FLOP}}$$

ex:-



$$\begin{aligned} Q^+ &= D \\ Q^+ &= \bar{X}Q + Y\bar{Q} \end{aligned}$$


$$\boxed{Q^+ = \bar{J}\bar{Q} + \bar{K}Q}$$

instead of a flip-flop we replace it with T **FF**


$$\begin{aligned} Q^+ &= T \oplus Q \\ &= (\cancel{x}Q + \bar{y}\bar{Q}) \oplus Q \\ &= (xQ + y\bar{Q}) \cdot \bar{Q} + (\bar{x}Q + \bar{y}\bar{Q}) \cdot Q \\ &= y\bar{Q} + \bar{x}Q \cdot \bar{y}\bar{Q} \cdot Q \\ &= \bar{y}\bar{Q} + (\bar{x} + \bar{Q}) \cdot (\bar{y} + Q) \cdot Q \\ &= \bar{y}\bar{Q} + (\bar{x} + \bar{Q})(\bar{y}Q + Q) \\ &= \bar{y}\bar{Q} + (\bar{x} + \bar{Q})Q \\ Q^+ &= \bar{y}\bar{Q} + \bar{x}Q \end{aligned}$$

$$\boxed{Q^+ = \bar{J}\bar{Q} + \bar{K}Q}$$

ex:




ex: State transition diagram



$$Q^+ = D \\ = X \oplus \bar{Q}$$

$$Q^+ = X \odot Q$$



$$Q^+ = X \odot Q$$


$$Q^+ = 1$$

$$Q^+ = 0$$

$$Q^+ = X \odot Q$$


$$Q^+ = 0$$

$$Q^+ = 1$$




$$Q^+ = D$$

$$Q^+ = A \oplus Q$$



ex:



$$Q^+ = D \\ = \overline{Q} \cdot A \oplus Q$$


$$Q^+ = \bar{Q} + A \oplus Q$$

$$Q^+ = \bar{Q} + A\bar{Q} + \bar{A}Q$$

$$= \bar{Q} + \bar{A}Q$$

$$= \bar{Q} + \bar{A}$$

$$Q^+ = \overline{Q} \cdot A$$





$$\rightarrow Q^+ = \overline{Q} \cdot A$$

$$\rightarrow Q^+ = \overline{Q} \cdot A \\ \downarrow 1 \cdot 1 \\ \Rightarrow 0$$


$$\& Q^+ = \overline{Q} \cdot A \\ \downarrow 1 \cdot 0 \\ \Rightarrow 1$$

- shift registers
- flip flop connected in two cascaded manners
- only D-flip flops are used
- 4 types of shift registers

→ Counter is also connected in cascaded manner but are not easy to design.




(2) SIPO



$SIPO \rightarrow n \# 0$

$n \# 0$  for OLP  
 $\Sigma 0$  after OLP  
bits parallel


(3) PI SO



$PI SO \Rightarrow 1 \# (n-1)$

1 for 1/p as it's parallel from  
we need to put clock on it  
 $\# (n-1)$  for OLP


(4) PIPO



$PIPO \rightarrow 1 \# 0$

After 3 CLK pulses?

CLK	1	1	0	1
1	0	1	1	0
2	0	0	1	1
3	1	0	0	1



### Application of Shift registers

- It provides time delay
- Max delay  $\Rightarrow$  longest latency  $\approx n \cdot T_c$
- It is used for data conversion
  - ex: SIPO convert serial form of data into parallel form &
  - PISO convert parallel form of data into serial form
- Used for temporary data storage.
- Shift registers are used for the designing of Ring counters.

### Note:

- Right Shift Registers have an error of 0.5 for odd no.

Shift registers are used for Arithmetic operation  
ex: Left shift Register is Multiplication by 2 circuit.



Right shift Register is Division by 2 circuit

$$01010 \div 2 = 0101$$

but  $5/2 \Rightarrow 2.5$

So 0.5

IS 15 X 1000




State of counter  
O/P of all flip flops taken together is called state

Counters are used to count clock pulse by jumping from one state to another.

- mod  $2^n$  counters
- no. of states in counting sequence of counters

ex:



3FF  
2 mod 4  
counters.

ex: To create  $2^m$  counter

then  $m$  flip flop is required

ex: mod 16 counter require [4FF].

Counters

Synchronous
 

- Same CLK
- Easy to make
- Random sequence can be made


Asynchronous
 

- Different CLK
- Difficult to design

ex If present state is ①

then find next state.

(After 1 CLK pulse) SO, O/P is ②



$$Q^+ = J\bar{Q} + \bar{K}Q \\ = \bar{Q} \cdot \bar{Q} + \bar{J} \cdot Q \\ = Q$$

$$Q^+ \rightarrow \bar{Q}$$


Counting sequence

$$0 \rightarrow 1 \rightarrow 0 \rightarrow 1 \dots$$

① ②



ex: If present state  $Q_A Q_B$  is 01  
then find next state



$Q_A \quad Q_B$   
 $0 \quad 1$  next state

$$Q_A^+ = 0$$


$$Q_B^+ = \bar{Q}_B$$

$$Q_B^+ = Q_A$$


$$Q_A^+ = \bar{Q}_B$$

Present State	next state		
	$Q_A^+ (Q_B)$	$Q_B^+ (Q_A)$	
$Q_A$	$Q_B$		
0	1	0	0
0	0	1	1
1	0	1	1
1	1	0	1

ex: If present state  $Q_0Q_1$  is 01 then find state of CKT after 2 CLK pulse




<u>Present</u>	<u>next</u>	next	
		$Q_0^+(Q_1)$	$Q_1^+(Q_0)$
0 1	0	0	1
0 1	0	0	0
1 0	1	1	0
1 1	0	0	0



~~mod 2 counter wrong~~



Present		next	
$Q_0$	$Q_1$	$Q_0^+(Q_1)$	$Q_1^+(Q_0)$
0	0	1	1
0	1	0	1
1	0	1	0
1	1	0	0



mod 2 counter.

ex: If counter is initially cleared then find state ( $Q_AQ_B$ ) of counter after 4 CLK pulse.





(Same as previous to previous questn)




4<sup>th</sup> CLK pulse

when you start with 00  
1, 5, 9, ... CLK pulse  $(4n+1 \mid n \geq 0)$

$$Q_A = D_B = \bar{Q}_B$$



ex: If counter is initially cleared then find mod no. of counter




		$Q_A$	$Q_B$	$Q_A^+$	$Q_B^+(Q_A)$
0	0	0	0	1	0
1	0	1	0	0	1
0	1	0	1	1	0

$00 \rightarrow 10 \rightarrow 01$

so, mod 3 counter

ex: If present state  $Q_0Q_1$  is 01 then find mod no.



$Q_0, Q_1$	$Q_0^+(Q_0)$	$Q_1^+(Q_0+Q_1)$
0 1	1	1
1 1	0	0
0 0	1	0
1 0	0	1


$01 \rightarrow 11 \rightarrow 00 \rightarrow 10$

so, mod 4 counter

Same questn but initially State ex is not given

$Q_A$	$Q_B$	$Q_A^+(Q_A \oplus Q_B)$	$Q_B^+(Q_A)$
0	0	1	0
0	1	0	1
1	0	0	1
1	1	1	1

State transition diagram




unused state

[mod 3 counter]

lock out problem

- whenever a counter have lockout problem then it's not a self starting counter
- free running: means every state should be used or present i.e. in this case it should be mod 4 counter but it's not





mod 3  
counters

$\rightarrow$  FR  $\rightarrow$  SS (one way)  
 $\rightarrow$  SS  $\rightarrow$  FR X  
 $\rightarrow$  NFR  $\rightarrow$  NSS X  
 $\rightarrow$  NSS  $\rightarrow$  NFR

so it's  
self  
starting (SS)  
but not  
free running (FR)

- up counters where we count in one direction
- down counters where we count in reverse direction.

ex: random sequence



$Q_A$	$Q_B$	$Q_A^+$	$Q_B^+$	SA	RA	TB
0	0	1	1	1	0	1
0	1	0	0	0	X	1
1	0	0	1	0	1	1
1	1	1	0	X	0	1

K-map for S



$Q_B$	$Q_A$
0	1
1	X

for R

$Q_B$	$Q_A$
0	X
1	0

gate 2004

Ex partial implementation of a 2-bit counter using T-flip-flop following the sequence 0-2-3-1-0,




$$SO, x = Q_1 \oplus Q_2$$

$Q_2$	$Q_1$	$Q_2^+$	$Q_1^+$	$T_2$	$T_1$
0	0	1	0	1	0
0	1	0	0	0	1
1	0	1	1	0	1
1	1	0	1	1	0

XNOR   XOR

Imp ex:



MSB  $\rightarrow$  TFF

LSB  $\rightarrow$  X Y FF

• funcn table

given  $x, y$

$x$	$y$	$Q_n$
0	0	0
0	1	$Q_n$
1	0	$\bar{Q}_n$
1	1	1

• truth table


$x$	$y$	$Q$	$Q^+$
0	0	0	0
0	1	0	0
1	0	1	1
1	1	1	1

to fill these we  
need excn table  
 $\partial x, y$

$Q_A$	$Q_B$	$Q_A^+$	$Q_B^+$	$T_A$	$X_B$	$Y_B$
0	0	1	1	1	1	1
0	1	1	0	1	x	0
1	0	0	0	1	0	x
1	1	0	1	1	x	1

• EXCN table

$Q$	$Q^+$	$x, y$
0	0	0, x
0	1	1, x
1	0	x, 0
1	1	x, 1



### Counters

- It counts no. of CLK pulse applied to it.
- It consists of flip-flop connected in the cascaded manner.
- Ring counter are special category of synchronous counters only.

→ counters are of 2 type


Synchronous  
(parallel)

Asynchronous  
(Ripple)

### Ring Counter

- There are of 2 type.


① Twisted Ring counter or Johnson's Ring counter.  
• design using D flip flop



mod 8

Used State  
8-12-14-15-7-3-1-0


Unused State  $2^7 - 2^n$



These numbering can start from any values


CLK	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
0	1	0	0	0
1	2	1	0	0
2	1	2	1	0
3	2	1	2	1
4	0	2	1	1
5	0	0	1	1
6	0	0	0	1
7	0	0	0	0
8	1	0	0	X

unused state	next state
2	9
4	10
5	2
6	11
9	4
10	13
11	6
13	6



not a self corrected counter.  
[clock out condition]


(ii) Ring ordinary ring counter: It's not a self starting so we apply ① in starting



clk	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	1	0	0	0

mod 4

unused State  $\{2^n - n\}$



note


n bit ring counters  
→ mod n counter

if UP freq →  $\times \text{Hz}$   
dP freq →  $\frac{\times \text{Hz}}{n}$


- Application of Ring counters
- Timing & control signal which can enable/disable device in PU
- n-bit Ring counters → almost  $(n-1)$  CLK pulse it will come in counting loop

### Self Started Ring counter


clk	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	1	0	0	0



$n \rightarrow n$  → possible state  
→ CLK pulse




Asynchronous  
Set @ 0  
Direct Set @ 0  
Overriding




Pre	Clk	$Q^+$
0	0	ff
0	1	0
1	0	?
1	1	X Don't care.

Active low  
0


Active high  
1




Pre	Clk'	$Q^+$
0	0	x don't care
0	1	1
1	0	0
1	1	ff



T-flip flop  
(not) trigger



T-flip flop




## Asynchr. Counter [Ripple Counter]

- flip-flop are not triggered simultaneously. only T-flip flop is used.
- T is set to 2 ( $T = eT = 2$ )

\* key point of the operation.

- the effect of CLK pulse applied should be considered upto its possible extend but if it stop at any particular flip-flop then remaining state should be considered as it is.





$n \rightarrow 2^n$  possible states  
clk pulse.


CLK	Q <sub>A</sub>	Q <sub>B</sub>	mod 4
0	0	0	0
1	0	0	1
2	1	0	2
3	1	1	3
4	0	0	0

↑  
clock edge trigger.

[Timing diagram]





clk



down count up

ex: two triggers up counter



mod  $< 2^n$



Counter can be constructed by n bit

- Mod 10<sup>10 state</sup> counters (Decade counters)



ex: Asynchronous counter

Can be designed by T FF only?

- Base of Asyncn. Counter is that for every clk pulse it should Toggle.



③




- So, Asyncn counters can be designed by all 4 flipflop

BCD counters

0000  $\rightarrow$  1001

It's a special case of mod 10 counter in which we have only 10 State & all these sequence are in particular sequence

ex: If we have mod 8 ripple up counter & delay of each FF is  $t_p$  then state will change




$Q_3$	$Q_2$	$Q_1$	
0	0	0	$t_p$
0	0	1	2tp
0	1	1	$t_p$
1	0	0	3tp
1	0	1	$t_p$
1	1	0	2tp
1	1	1	$t_p$
0	0	0	3tp

time needed to change state by ripple counter  $\Rightarrow$  no. of bit \*  $t_p$  toggled


note  
► In synchronous counters the max. delay will be  $t_p$   
synchronous counters are faster than the Asynchronous counters.

### Short cut


- 1 (tve) triggers up counter




(-ve) triggers down counter



- 2 (tve) triggers down counter



(tve) triggers up counter




### Note

- all the circuit should be either (tve) or (-ve)
- it should be either (up) or (down) counter.


Asynchronous  
mod counters  
Design

i.e mod 13 (1101) using right triggers.



ie mod 13 using left triggering

] we were trying to get mod 13 but got mod 11



X

up counter

i.e if you want mod 13  
left triggering.


- Swipe the binary code of mod 13 to.

$$1101 \rightarrow 1011$$

to get it in left triggering.

mod  
1101 → 1011  
1011 → 11 mod.

A B C D	A B C D
0 0000	0000
1 0001	1000
2 0010	0100
3 0011	1100
4 0100	0010
5 0101	1011
6 0110	1100
7 0111	1101
8 1000	mod 11
9 1001	1011
10 1010	mod 13
11 1011	
12 1100	
13 1101	



• note •

Up-counted

• if  $\frac{f}{m}$  Hz is a 1/p frequency  
of mod m counter then  
O/P frequency will be

$$\frac{f}{m} \text{ Hz}$$

Procedure to find mod value for Asynchronous Up Counter


Step 1:- Keep 1 on those flip flop from which logic gate is having connections.  
(Other flip flops should be kept at 0).

Step 2:- Check whether it's right triggered or left triggered.

Step 3:- Right triggered  $\rightarrow$  Right code  
left triggered  $\rightarrow$  reverse code

} is the mod value.

- what if we use some different gate in place of AND gate which was providing I/p to the "Clk" pin



-- Remember this table for up counters.

NAND	$Q$	Clk
NOR	$\bar{Q}$	Clk
AND	$Q$	Clk
OR	$\bar{Q}$	Clk

now my EE WB  
 $T_2$  ans C

Procedure to find mod value for Asynchronous Down counter.

→ not many question have been asked.


Step 1: Keep zero's on those flipflops from which logic gate are having connection (other flipflop should be kept at 1).

EE WB  
 $T_2$  ans C

Step 2: Check whether it's right triggered or left triggered

Step 3:  
Right triggered  $\rightarrow$  Right code  
left triggered  $\rightarrow$  Reverse code

Should be subtracted from the max. state to get the mod value



$010 \rightarrow 2$   
 $7 - 2 = 5$   
 mod 5  
 counter.

up connected  
 down connected  
 tree triggered


Remember this  
 table for "step" Counter

NAND	Q	PRE
NOR	$\bar{Q}$	PRE
AND	Q	PRE
OR	Q	PRE

now try FCWB  $T_5$   $\rightarrow$  Ans (a)

### Synchronous Design



- any order of sequence
- any flip flop can be used.



**S** state diagram  
**N** next table  
**E** nextn table  
**K** -map  
**B** boolean expression  
**D** design.

i.e 4  
 7  
 0  
 3  
 5  
 2

any sequence (random)



Present State	next state	$J_0$	$K_0$	$J_1$	$K_1$	$J_2$	$K_2$
$Q_2\ Q_1\ Q_0$	$Q_2'\ Q_1'\ Q_0'$						
4 1 0 0	1 1 1	1	x	1	x	1	0
7 1 1 1	0 0 0	x	1	x	1	x	1
0 0 0 0	0 1 1	1	x	2	x	0	x
3 0 1 1	1 0 1	x	0	x	1	1	x
5 1 0 0	0 1 0	x	1	1	x	x	1
2 0 1 0	1 0 0	0	x	x 1		2	x

For  $J_0$

$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$	$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$
$\bar{Q}_2$	1 x	x 0	
$Q_2$	1 x	x x	

place value  
a/c to

$$J_0 = \bar{Q}_1$$

for  $K_0$

$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$	$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$
$\bar{Q}_2$	x x 0	1	x
$Q_2$	x 1	x x	

$$K_0 = Q_2$$

for  $J_1$

$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$	$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$
$\bar{Q}_2$	1 x x x		
$Q_2$	1 1 x x		

$$J_1 = 1$$

for  $K_1$

$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$	$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$
$\bar{Q}_2$	x x 1 1		
$Q_2$	x 1 x x		

$$K_1 = 1$$

for  $J_2$

$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$	$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$
$\bar{Q}_2$	0 x 1 1		
$Q_2$	x x x 1		

$$J_2 = Q_1$$

for  $K_2$

$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$	$\bar{Q}_2\ \bar{Q}_1\ \bar{Q}_0$	$Q_2\ Q_1\ Q_0$
$\bar{Q}_2$	x x x x		
$Q_2$	0 1 1 x		



$$K_2 = Q_0$$

EE-B (Chapter-4)


(23)

Present State $Q_1\ Q_0$	Next State $Q_1\ Q_0$		
		$D_0$	$D_1$
0 0	0 1	1	0
1 0	1 1	1	1
1 1	0 0	0	0
0 1	0 0	0	1

$Q_1$	$Q_0$	$D$
0	0	0
0	1	1
1	0	0
1	1	1




Buffer




NOT gate

Buffer



bistable  
multi vibrat's.



Astable Multivibrator.  
or ring oscillator  
or wave form generator.

$$f = \frac{1}{T} = \frac{1}{2t_P}$$

for "n" gates [n must be odd.]


$$T = n(2t_P)$$

$$f = \frac{1}{T} = \frac{1}{n(2t_P)}$$

EE (Chapter-4).

$$(1) P_d = 100 \text{ pico sec}$$

(Propagation delay)



↳ it's ring oscillator.


$$T = n(2t_P) \quad \& \quad n = 5$$

$$P_d = 2t_P$$

$$\Rightarrow 2 \times 100 \times 10^{-12}$$


$$\text{so, } f = \frac{1}{T} = \frac{1}{5 \times 2 \times 100 \times 10^{-12}}$$

so, f is  $10 \text{ GHz}$



[It can't happen that delay are different so, we will distribute it in 2 half].  
 If delay at P then 2nd delay at Q.

- How to find mod values of Synchronous Counter.



	$Q_3$	$Q_2$	$Q_1$	$Q_0$	$J_1$	$K_1$	$J_2$	$K_2$	$J_3$	$K_3$	$J_4$	$K_4$	$Q_4$	$Q_3$	$Q_2$	
0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0
1	1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1
2	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	X
3	1	1	0	1	0	1	1	0	1	0	1	0	1	0	1	0
	0	0	1	2									0	0	1	0

Q3) Initially  $Q_1 Q_0 = 00$ .

After 35 CLK pulse.

33 CLK pulse  $\rightarrow 00$

34  $\rightarrow 11 \rightarrow 11$

35  $\rightarrow 11 \rightarrow 00$

If its mod n  
 then it will  
 repeat it self  
 after ever  
 nth table  
 time  
 $n \times 2$   
 $n \times 2$   
 $n \times 3$

we assumed 0/1  
 which is not in the  
 sequence if we take  
 take 2 put in circuit  
 then it is not repeating  
 in self

$Q_1 Q_0 \rightarrow 00, 11, 10, 00$

00  $Q_1 \rightarrow 00, 11, 01, 00$


01  $Q_1 \rightarrow 11, 10, 00, 11$

I/O  
 $\text{2} \times 2$

O/P  
 $\text{K/m Hz}$

So here

33p pulse required to produce 10p




\* step to find mod value  
for synchronous counters.  
Step 1: write the  $V_P$  &  $0/p$  in  
the form of table.

Step 2: write the corresponding SLP  
connection on the head.

Step 3: keep some default state &  
make a horizontal line

cascaded counters




Try E.C  
Ques 9 → ans C

T<sub>3</sub>



T<sub>4</sub>



ex: If we have modes


④ ripple up counter

⑥ synchronous counter

& delay of each FF is 10nsec

then what must be the

time period & freq. of 1/p clock



max delay will be 40 nsec

so, Time period  $\geq 40 \text{ nsec}$

$$\Delta \text{ frequency} = \frac{1}{40 \times 10^9}$$

$$\frac{1000}{40} \times 10^6 = 25 \text{ MHz}$$

⑤ synchronous.

so, Total delay to change

$$\text{State} = 10 \text{ nsec}$$
  
(min.)

$$\text{min. Time period} = 10 \text{ nsec}$$


$$\text{min. frequency} = \frac{1}{10 \times 10^9} = \frac{10^9}{10}$$
  
$$\Rightarrow 100 \text{ MHz}$$

ex: what can be 1/p CLK frequency to 4bit ripple up counter if delay of each FF is 2nsec.

Total delay  $\rightarrow 4 \times 2 = 8 \text{ nsec}$   
to change

$$\text{freq.} = \frac{1}{8} \times 10^9$$
  
$$\Rightarrow 125 \cdot \text{MHz}$$
  
max.

ex: If a ripple up counter has initial state 0000 after applying 5 CLK pulses final state is 0011



so,  $3 + k * 16$

$$k = 0, 1, 2, \dots$$

$Q_1$	$Q_2$	$Q_3$	$\bar{Q}_4$	$\bar{Q}_5$	$\bar{Q}_6$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$Q_1$	$Q_2$	$Q_3$	$\bar{Q}_4$	$\bar{Q}_5$	$\bar{Q}_6$
												1	0	0	1	0	0
0	1	0	1	1	0	0	1	0	1	1	0	0	1	0	1	1	0
0	0	1	1	1	1	1	0	0	1	1	1	1	0	0	0	1	1
1	0	0	0	1	1	1	0	0	0	1	1	1	0	1	0	0	1
0	1	0	0	0	1	0	1	0	0	0	1	0	0	1	0	0	1
0	0	1	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0
1	0	0	1	0	0	0	1	0	0	1	0	0	1	0	0	1	0

mod 6 //

p.y.q

31) no. of pulses are need to change the

Content of a 8-bit upcounter from  
10101100 to 00100111 (right most  
bit is the LSB)?

so, we can do is

10101100, to 00100111  
172                    39.

\* it  
range to 256  
10000 (0 to 255).

so, 172

39  
133

so, 256

133



123




- Difference Between Asynchronous & Synchronous clear.
- In case of Asynchronous clear, the clear function will be operated without depending on clock.
- In the case of synchronous clear functn, it will be operated along with applied clock.

(I) In the case of Asynchronous counter "jo code hai wahi mod ha"

In the case of Synchronous Counter "jo code mila that +1" is mod value.


(II) if gate delay is 1ns more than Clk in both Asynchronous & synchronous the mod value increased by 1.





So,  
same  
reason  
as above  
but plus

$$\begin{array}{c} \text{sq mod } 4 \\ + 1 \\ \hline \text{mod } 5 \end{array}$$



In Asynchronous,  
 $110 \rightarrow \text{mod } 6$   
 and  $+ 1$  for delay  
 $\text{mod } 7$

In synchronous.

$110 \rightarrow \text{mod } 6$   
 $+ 1$  for synchronous  
 $+ 1$  for delay  
 $\text{mod } 8$

### • State Reduction Technique

#### → State Diagram

It is a graphical representation which consists of present state, I/p, next state O/p

#### • write procedure.



Step 1: Draw the state table for given state diagram.

Step 2: Identify the equivalent state

Step 3: If two state are equivalent then eliminate one of the state

Step 4: Repeat the above process until we get all different state.


equivalent state  
↳ 2 state are said to be equivalent if next state & O/p is equal



Present State	next state		O/p Y	
	$x=0$	$x=1$	$x=0$	$x=1$
0 0	0 1	1 1	1 0	0 1
0 1	1 0	0 0	1 1	1 0
1 0	1 1	0 1	1 2	1 1
1 1	1 0	0 0	0 0	0 0

w.B (Chapters 4)


T15




Present State	next state		O/p Y	
	$x=0$	$x=1$	$y=0$	$y=1$
a	a	b	0	0
b	c	d	0	0
c	a	d	0	1
d	e	f	0	1
e	a	f	0	1
f	g	h	0	1
g	a	f	0	1

will also become equal


- State Reduction are of 2 type.
    - ↳ mealy method
    - ↳ moore method
  - ↳ in these method the present o/p not only depends on present state but also on present I/P.  
 [Above fig. are mealy only]
  - ↳ in these method the present o/p depends only on present state.



## State Diagram of flip flop




## ① Ask HiP Hop




## (2) SR HIP HOP




## ⑥ D-HIP HOP




- Sequence De lecture  
    (5) state machine
- overlapping allowed



- move until you get o/p as  $\Delta$
- move until you get o/p as "1"



Combinational circuit with no memory



Half adder

x	y	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$\text{Sum} = \bar{x} \cdot y + x \cdot \bar{y}$$

$$= x \oplus y$$

$$\text{Carry} \rightarrow x \cdot y$$



Half subtractor

→ it's a combinational circuit which is used to subtract 2, 1bit no.

x	y	Borrow	Diff
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

$$\text{Diff} = \bar{x} \cdot y + x \cdot \bar{y}$$

$$= x \oplus y$$

$$\text{Borrow} = \bar{x} \cdot y$$



1XOR  
1NOT  
1AND  
gate

Full adder capable of adding 3bit at a time

x	y	z	Carry	Sum
0	0	0	0	0
1	0	0	0	1
2	0	1	0	2
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	1	1
7	1	1	0	0


majority Ckt. [means getting atleast 2 ones]





$$\text{sum} = \bar{x} \bar{y} z + \bar{x} y \bar{z} + x \bar{y} \bar{z} + x y z$$

$$\text{sum} = [x \oplus y] \oplus z$$

$$\text{Carry} = \bar{x} y z + x \bar{y} z + x y \bar{z} + x y z$$



$$\text{Carry} = x y + x z + y z$$



### Full Subtractor

	$x$	$y$	Borrow	Diff.
0	0	0	0	0
1	0	1	1	1
2	1	0	1	1
3	1	1	0	0
4	-1	0	0	0
5	-1	0	1	1
6	-1	1	0	0
7	-1	1	1	1



$$\text{Borrow: } \bar{x}\bar{y}z + \bar{x}\bar{y}\bar{z} + \bar{y}z + \bar{y}\bar{z}$$

$$\Rightarrow \bar{x}y + \bar{x}z + yz$$

$$\text{diff: } x \oplus y \oplus z$$

used to subtract 2, start no. of previous borrow.

Design  
↳ 1 BIP for [2 AND XOR]


↳ 1 NOT

↳ 3 AND

↳ 1 BIP [CR]  
↳ 1 BIP [CR]

### Adder/Multiplier

#### Decades




Enable  
[the Additional we are adding to get the control so that we store or not]

$$\text{Sum} = \sum m(1, 2, 4, 7)$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$

if we attach these enable to decades then its become de Multiplexer

if we remove Enable then it becomes Decades.




$$\text{Sum} = AB + AC + BC$$

	A	B	Carry	Sum
0	0	0	0	0
1	0	1	0	1
2	1	0	1	1
3	1	1	1	0

$$\text{Sum} = \sum m(1, 2, 4, 7)$$

$$\text{Carry} = \sum m(3)$$




$$\text{Sum} = \sum m(1, 2)$$

$$\text{Carry} = \sum m(3)$$

### Multiplexers [MUX]

[many-to-1 / parallel to serial converter  
(data selector)]



- Q.E.D.  
① the following switching functions are to be implemented using a Decoder.

$$f_1 = \sum m(1, 2, 4, 8, 10, 14)$$

$$f_2 = \sum m(2, 5, 9, 11)$$

$$f_3 = \sum m(2, 4, 5, 6, 7)$$

The min-configuration of the decoder should be


among the f<sub>1</sub>, f<sub>2</sub>, f<sub>3</sub> we will choose the max. no. of minterm & maxterm that a functn contain. and the rest will be acco. in the 8 that design so.

$$\max(f_1, f_2, f_3) = f_1$$

In f<sub>1</sub> we should find max. no. so. f<sub>1</sub> = max(1, 2, 4, 8, 10, 14)  
so, max is 14  
 $2^3 \leq 14 \leq 2^4 \Rightarrow 80$ , 4-to-16 decoders will be chosen.

A	B
0	0
0	1
1	0
1	1

$$\begin{array}{l} I_0 \\ I_1 \\ I_2 \\ I_3 \end{array}$$



$$I_0 = 00$$

$$I_1 = 01$$

$$I_2 = 10$$


$$I_3 = 11$$

so you write in any manner but so will always be 00 for I<sub>0</sub>

$$f_1 = \max(1, 2, 4, 8, 10, 14)$$

so, max is 14

$$f(A, B) = \sum m(0, 1, 5, 6)$$



Comparing  
WONCA's  
Final values  
with  
MSB      LSB

	A	B	C	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>	
$\bar{A} \bar{B} \bar{C}$	0	0	0	1								
$\bar{A} \bar{B} C$	0	0	1		1							
$\bar{A} B \bar{C}$	0	1	0			1						
$\bar{A} B C$	0	1	1			0	1					
$A \bar{B} \bar{C}$	1	0	0					1				
$A \bar{B} C$	1	0	1					0	1			
$A B \bar{C}$	1	1	0				1	0		1		
$A B C$	1	1	1				0	1	0		1	

For MSB

if we are using  
 $C + LSBy$  as I/P.

for these we will  
use the Shortcut

lalala lalala



For LSB

	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>
$\bar{C}$	0	2	4	6
C	1	3	5	7


For MSB

using MSB as  
I/P

then we are  
going to  
use the  
Shortcut.  
--->lalala  
--->lalala.


Comparing  
A & B bit value  
of Fc

	A	B	f
0	0	0	1
1	0	0	1
2	0	1	0
3	0	1	0
4	1	0	0
5	1	0	0
6	1	0	1
7	1	1	0



so we will find  
the format based  
on the LSb & MSB  
bc we took MSB  
as I/P so we will use  
lalala lalala  
format & then we  
will mark the  
no. what are  
given & 0/1c to  
that we will  
Draw k-map

you can use the  
shortcut  $2^3 \times 2^2$ ,  
normal numbering




$\bar{B} \bar{C}$     $\bar{B} C$     $B \bar{C}$     $B C$

	1	1	1	1
$\bar{B}$	1	1	1	1
$B$	1	1	1	1

$\bar{B}$     $\bar{B}$     $B$     $B$

	1	1	1	1
$\bar{B}$	1	1	1	1
$B$	1	1	1	1

MSB			
A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1





$\bar{A}$        $I_0 \ I_1 \ I_2 \ I_3 \ I_4 \ I_5 \ I_6 \ I_7$

$\bar{A}$	0	1	2	3	4	5	6	7
A	8	9	10	11	12	13	14	15

$\bar{D}$        $I_0 \ I_1 \ I_2 \ I_3 \ I_4 \ I_5 \ I_6 \ I_7$

$\bar{D}$	0	2	4	6	8	10	12	14
D	1	3	5	7	9	11	13	15



$\bar{B}$        $I_0 \ I_1 \ I_2 \ I_3 \ I_4 \ I_5 \ I_6 \ I_7$

$\bar{B}$	0	1	2	3	8	9	10	11
B	4	5	6	7	12	13	14	15


$\bar{C}$        $I_0 \ I_1 \ I_2 \ I_3 \ I_4 \ I_5 \ I_6 \ I_7$

$\bar{C}$	0	2	4	5	8	9	12	13
C	1	3	6	7	10	11	14	15


\* Logic gate by Mux.

A → n

① Buffer



A →  $\bar{A}$   
② NOT



③ AND gate


	A	B	$f = A \cdot B$
0	0	0	0
1	0	1	0
2	1	0	0
3	1	1	1

$$f = \sum m(3).$$

④ XOR


	A	B	b = A ⊕ B
0	0	0	0
1	0	1	1
2	1	0	1
3	1	1	0

$$f = \sum m(1, 2).$$



	S0	S1	
A	0	0	2
A	2	0	3
	0	A	

(2x1) mux  
how many required  
to build a gate.



	S0	S1	
A	0	1	
A	2	3	

SO, total  
② MUX  
② (2x1)  
is required.

NOT — 2

AND — 1

OR — 1

EXOR — 2

EXNOR — 2

NAND — 2


NOR — 2

Half adder

Sum → EXOR  
Carry → AND

$\frac{2}{3}$

### • Encoders



for multiple line  
as I/O

$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$Y_0$	$Y_1$	$Y_2$
0	0	0	1				00		
0	0	1	x				01		
0	1	x	x				10		
1	x	x	x				11		


$$Y_0 = I_1 + I_3 + I_5 + I_7$$

$$Y_1 = I_2 + I_3 + I_6 + I_7$$

$$Y_2 = I_4 + I_5 + I_6 + I_7$$

$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$	$Y_0$	$Y_1$	$Y_2$
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0	0	1	0
0	0	0	0	1	0	0	0	1	0	0
0	0	0	1	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

### • Priority Encoder



$Y_0$  (LSB)

$Y_1$  (MSB).

$y_0 = I_1 \bar{I}_2 \bar{I}_3 + I_3$   
 $y_1 = I_2 \bar{I}_3 + I_3$

We will draw eqn where every  
there is 2 in  $y_0$  &  $y_1$   
also don't take don't care

i.e.  $y_0 = I_1 \bar{I}_2 \bar{I}_3 + I_3$

represent  
①

represent  
②

as it contains  
both



\* Decodes / Demux if enable.  
 $4 \times 16$

by using  
 $2 \times 4$

$$\frac{16}{4} = 4$$

$$\frac{4}{4} = 1$$

(5)



\* (short cut) to construct

3x8 using

$2 \times 4$

$$\frac{8}{4} = 2$$

$$\frac{2}{4} \rightarrow \textcircled{5}$$

1

$\Rightarrow \frac{1}{3}$


for decoders we find by looking  
 $4 \times 16$   
 by using  
 $2 \times 4$

- 5 Decoders are required
- $\frac{1}{4}$  enable decode are present.

\* MUX  
 $4 \times 1$   
 by using  
 $2 \times 1$


$$\frac{4}{2} = 2$$

$$\frac{2}{2} = \frac{1}{3}$$




For encoder we find by looking  
 $4 \times 1$   
 by using  
 $2 \times 1$

### • codes & code converters



$0 \rightarrow 0000$  B.C.D.  
 $\downarrow$   
 $0011$  ex-3

$1 \rightarrow 0001$  B.C.D.  
 $\downarrow$   
 $0100$  ex-3.




$2421$   
 $0010 \rightarrow 2$   
 $0101 \rightarrow 5$   
 $1011 \rightarrow 5$ .

### Self Complement Code

	2	4	2	1
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	1	0	1	1
6	1	1	0	0
7	1	1	0	1
8	1	1	1	0
9	1	1	1	1

I/P BCD	O/P CX-3	W X Y Z
0	0000	00 21
1	0001	01 00
2	0010	02 01
3	0011	01 20
4	0100	02 11
5	0101	02 00
6	0110	10 00
7	0111	10 01
8	1000	10 10
9	1001	10 11

are allowed  
in excess  
-3 but  
not  
in BCD





$\bar{C}D$	$\bar{C}D$	$C\bar{D}$	$C\bar{D}$
$\bar{A}B$			
$A\bar{B}$			
$\bar{A}B$			
$A\bar{B}$			
X	X	1	1
X	X	X	X
X	X	X	X
X	X	X	X
X	X	X	X

$$W = A + BC + BD$$

"X" will be but in 10 to 15 position  
 ↓  
 Don't Care  
 as it doesn't belong  
 to BCD.

binary  
int  
e  
Binary →  
array

Char  
bdc



binary	gray
0   0 0	0 0 1 1
1   0 1	0 1 1 1
2   1 0	1 1 1 1
3   1 1	1 0 1 1



see the  
difference b/w  
2 codes.

- Note
- Hamming distance is "1" in gray code
  - unit distance code
  - used in k-map.

	$\bar{B}C$	$\bar{B}C$	$BC$	$BC$
A	0 0 1	1 0 1	1 1 0	0 1 0
	4 5	1 7	2 6	3
gray code				

Binary code representation

### Seven segment display



	I/P B.C.D	O/P seven segment
	A B C D	a b c d e f g
0	0 0 0 0	1 1 1 1 1 1 0
1	0 0 0 1	0 1 1 0 0 0 0
2	0 0 1 0	1 0 1 1 0 0 0
3	0 0 1 1	1 1 0 1 1 0 0
4	0 1 0 0	0 1 1 1 1 1 0
5	0 1 0 1	1 0 1 1 1 1 0
6	0 1 1 0	1 1 0 1 1 1 0
7	0 1 1 1	1 1 1 0 1 1 0
8	1 0 0 0	1 1 1 1 1 1 0
9	1 0 0 1	1 1 1 1 1 1 1

lo-B (Chapters 3)

T18 • no button pressed then "0" is displaced

• only  $P_1$  is pressed then "2"

• only  $P_2$  is pressed then "5"

• both  $P_1$  &  $P_2$  are pressed "E"  $\oplus$

$P_1, P_2$	a	b	c	d	e	b	g
0, 0	1	1	1	1	1	0	
0, 1	1	0	1	1	0	1	
1, 0	1	1	0	1	1	0	
1, 1	1	0	0	1	1	1	1


no button pressed

only  $P_2$


only  $P_1$

both pressed


F06  
g



F06  
d




F06  
e



$$E = \bar{P}_2 + P_1$$


F06  
c



C =  $\bar{P}_1$

• one bit comparators

A	B	$\bar{A}B$	$A\bar{B}$	$A \oplus B$	$A=B$	$A>B$
0	0	0	0	1	0	0
0	1	1	0	1	0	1
1	0	0	1	1	1	0
1	1	0	0	1	1	1



note

• arrow that is pointing them that variable will get bar ie  $A < B \Rightarrow \bar{A} \cdot B$

• NAAK Jisko Dikha Raha hai usko EK Tappad Maro

• Jiske waper tapped Hai usko Neek Di Khawao.

$$A \rightarrow A_3 A_2 A_1 A_0$$

$$B \rightarrow B_3 B_2 B_1 B_0$$

If  $A_3 > B_3$

1	X	XX
0	X	XX
<u><math>A &gt; B</math></u>		

If  $A_3 = B_3$

$A_3$	1	0	X	X
$B_3$	0	1	X	X
<u><math>A &gt; B</math></u>				

If  $A_3 < B_3$

0	X	XX
1	X	XX
<u><math>A &lt; B</math></u>		

If  $A_3 = B_3$

$A_3$	0	X	X	
$B_3$	1	X	X	
<u><math>A &lt; B</math></u>				

• 4 bit comparators.

So.  $A \geq B$



$$\Rightarrow (A_3 \odot B_3) (A_2 \odot B_2)$$

$$(A_1 \odot B_1) (A_0 \odot B_0)$$


$A_3 B_3$	$A_2 B_2$	$A_1 B_1$	$A_0 B_0$	$A > B$	$A = B$	$A \leq B$
$A_3 > B_3$	X	X	X	1	0	0
$A_3 < B_3$	X	X	X	0	0	1
$A_3 = B_3$	$A_2 > B_2$	X	X	1	0	0
$A_3 = B_3$	$A_2 < B_2$	X	X	0	1	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	X	1	0	1
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	X	0	0	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	1	0	1
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	0	0	0
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	0	1	0

$A > B \Rightarrow A_3 \bar{B}_3 + (A_3 \odot B_3) \cdot (A_2 \bar{B}_2)$   
 $+ (A_3 \odot B_3) \cdot (A_2 \odot B_2) (A_1 \bar{B}_1)$   
 $+ (A_3 \odot B_3) \cdot (A_2 \odot B_2) (A_1 \odot B_1) (A_0 \bar{B}_0)$

Full adder:



w-B (pg. no. 65).



$$A \rightarrow A_3 A_2 A_1 A_0$$


$$B \rightarrow B_3 B_2 B_1 B_0$$

$$\begin{array}{r} [A_3 A_2 A_1 A_0] \\ 1 1 1 1 \\ 1 1 1 1 \\ \hline [B_3 B_2 B_1 B_0] \\ 0 0 0 0 \\ \hline \end{array}$$

$C_{in}$

Ripple carry  
adder

Parallel binary  
adder.



"N" F.A (full adder) if carry in present (cin)

$$(N-1) \text{ F.A} + 1 \text{ H.A} [\text{if carry in not present}] \quad (C_0 = 0)$$


$$S_0, (N-1) [2H.A + 1 \text{ "OR" gate}] + 1H.A$$

$$(2N-1) H.A + (N-1) \text{ OR gate}$$

$$\begin{aligned} \text{Ex: } N &= 4 \\ &\rightarrow (2 \times 4 - 1) \\ &\Rightarrow 8 - 1 = 7 \text{ H.A} \end{aligned}$$

$$\begin{aligned} (N-1) &= 4-1 \\ &= 3 \\ &\text{"OR" gate} \end{aligned}$$

These will be running all in parallel so we don't need to add individual delays



$$\begin{aligned} T_{\max} &= t_{\text{sum}} + 3 t_{\text{carry}} \\ &\rightarrow t_{\text{sum}}(2) + t_{\text{sum}}(2) + 3 t_{\text{carry}}. \end{aligned}$$

In generally,

$$T_{\max} = t_{\text{sum}} + (N-1) t_{\text{carry}}$$

\* Time delay  
in 1 full adder.



T<sub>max</sub>[Delay]  
or  
worst case  
delay


$$T_{\text{sum}} = \text{tsum} \\ \text{tsum} + t_{\text{sum}} + t_{\text{carry}}$$

These is b/c both will  
2 level so we can  
like these

if tsum<sub>2</sub> = tcarry

$$T_{\text{max}}[\text{Delay}] = t_{\text{sum}} + \max[t_{\text{sum}}, t_{\text{carry}}]$$

is divided in 2 level



Also,

$$\text{Rate of Addition} = \frac{1}{T_{\text{max}}}$$

Ques. No. 16

$$(16) 15 + (16-1) 12 = 195 \text{ nsec.}$$

(18) or  
Ques. No. 23


$$T_{\text{max}} = T_{\text{sum}} + (n-1)t_{\text{carry}}$$

$$\Rightarrow 78 + (4-1) 150$$

$$\Rightarrow 225 \text{ nsec.}$$

$$\text{Rate of additions} = \frac{1}{T_{\text{max}}} = \frac{1}{225 \times 10^{-9}} \\ \Rightarrow 4.44 \times 10^6$$

$$(17) T_{\text{max}} = T_{\text{sum}} + (n-1)t_{\text{carry}} \\ = 4.8 + (4-1) 2.4 \\ = 9.2 \text{ nsec}$$



— [Note] —

- For "n" bit parallel binary adder carry propagation take place through "2-n" logic gate

$$G_{i+1} = P_i C_i + G_i$$

$$\begin{aligned} C_{i+1} &= C_{i+1} - \boxed{C_1} = P_0 C_0 + G_0 \\ \rightarrow C_{i+1} - \boxed{C_2} &= P_1 C_1 + G_1 = P_1 \cdot [P_0 C_0 + G_0] + G_1 \\ &= P_1 P_0 C_0 + P_1 G_0 + G_1 \end{aligned}$$

$C_1$  doesn't contain  
 $G_0$  it's not  
dependent.

$$\begin{aligned} - C_{i+1} - \boxed{C_3} P_2 C_2 + G_2 &= P_2 [P_1 P_0 C_0 + P_1 G_0 + G_1] + G_2 \\ &= P_2 P_1 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1 + G_2 \end{aligned}$$

applied carry


$$\begin{aligned} = C_{i+1} - \boxed{C_4} P_3 C_3 + G_3 &= P_3 [P_2 P_1 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1 + G_2] + G_3 \\ &= P_3 P_2 P_1 P_0 C_0 + P_3 P_2 P_1 G_0 + P_3 P_2 G_1 + P_3 G_2 + G_3 \end{aligned}$$

— [Note] —

- Carry propagation delay is the disadvantage in the Ripple carry adder

To resolve these issue we use Look ahead carry adder.  
↳ here the problem is the interdependency b/w the Adder due to which there is a more delay.  
↳ In lookahead carry adder there is no such interdependency b/w the Adder, we are directly adding in that Adder the carry.

\* Look Ahead carry adder.




$\Rightarrow 4tp$  in total time taken.  
for all no. of bit i.e. 4bit, 8bit - - nbit.

it is only  $4tp$  when

AND  
OR  
Ex-OR  
Compliment  
IS available

- if XOR is not given then we need to construct it using "AND" & "OR".  
So, 2 additional "tp" will be required.



no. of stage are constant  
independent of 'n'

- Look ahead carry adder

ex: consider an implementation of 2 FA


FA using 2 FA

Delay of  $\oplus$  XOR  $\rightarrow 20 \text{ ns}$

AND/OR  $\rightarrow 10 \text{ ns}$

Total delay of FA

$2 \text{ FA}$  delay  $\Rightarrow \text{Sum} = 20 \text{ delay}$   
 $\text{Carry} = 10 \text{ delay}$  overall delay is  $20 \text{ ns}$ .




Generalize

-  $n$  bit parallel adder.

ex: 4bit parallel adder (Ripple carry adder)

1FD  $\rightarrow 40 \text{ ns}$ .




ex: 2bit parallel adder implemented by FA

1XOR = 20ns

1AND/OR = 10ns

60ns delay


$$\begin{array}{r} G \\ X_1 \rightarrow \\ X_2 \rightarrow \\ \hline \text{G} \end{array} \quad \begin{array}{l} C_0 \\ A_1 \quad B_0 \\ B_1 \quad B_0 \\ \hline S_1 \quad S_0 \end{array}$$




- Total delay for 'n' bit parallel adder if it's implemented using HA is
- delay for XOR  $\rightarrow 6 \times 1$   
 $\text{AND} \rightarrow 6 \times 1$ ,  $\text{OR} \rightarrow 1 \times 2$

ex: 2bit parallel adder  
 delay: XOR  $\rightarrow 30$   
 $\text{AND} \rightarrow 50$   
 $\text{OR} \rightarrow 10$

$$\begin{aligned} \text{Sum} &\rightarrow 2x + (n-1)(y+2) \text{ sum bit} \\ \text{carry} &\rightarrow (x+y+2) + (n-1)(y+2) \text{ carry bit} \end{aligned}$$




$$\begin{aligned} \text{sum} &: 120 \\ \text{carry} &: 150 \end{aligned}$$



i.e 'n' bit parallel adder.

$$\begin{aligned} \text{XOR} &\rightarrow x \\ \text{AND} &\rightarrow y \\ \text{OR} &\rightarrow z \end{aligned}$$



$$\begin{aligned} s_0 &\rightarrow 2x \\ c_1 &\rightarrow x+y+2 \\ s_1 &\rightarrow x+y+2+x \\ c_2 &\rightarrow x+y+2+y+2 \\ s_2 &\rightarrow x+y+2+y+2+x \\ c_3 &\rightarrow x+y+2+y+2+y+2 \\ s_3 &\rightarrow x+y+2+y+2+y+2+x \\ c_4 &\rightarrow x+y+2+y+2+y+2+y+2 \end{aligned}$$

• Sum:  $x + (n-i)(y+2) \rightarrow x + x + (n-i)(y+2)$

• carry:  $(x+y+2) + (n-i)(y+2) \rightarrow x + (y+2) + (n-i)(y+2)$

only difference is these will tell either sum or carry is impacting

① Sum;  $x > y+2$

② carry;  $x < y+2$

• Disadvantage:

• 'n' bit parallel adder

• As 'n' increase then delay increase linearly

↳ if implementation by H.A  $\Rightarrow O(n)$

↳ if implementation by F.A

then total delay  $\Rightarrow n * (\text{delay of each F.A})$

$n * c \Rightarrow O(n)$

► In case of H.A we are already calculating  $A_0B_0, A_1B_1, A_2B_2, \dots$

at some time i.e. '0' time

► But in case of F.A we can't do that b/c until we get the 'G' we can't calculate further.

### □ 4bit look ahead carry adder

$$\begin{array}{l} n_1 \rightarrow \begin{matrix} S_3 & S_2 & S_1 & S_0 \\ A_3 & A_2 & A_1 & A_0 \end{matrix} \\ n_2 \rightarrow \begin{matrix} B_3 & B_2 & B_1 & B_0 \\ \hline C_4 & S_3 & S_2 & S_1 & S_0 \end{matrix} \end{array}$$

→ carry generated at  $i^{\text{th}}$  stage

$$C_{ij} = A_i \cdot B_j$$

$$P_i = A_i \oplus B_i$$

↳ carry propagated from  $i^{\text{th}}$  stage

$$C_1 = G_0 + P_0 \cdot C_0$$

$$C_2 = G_1 + P_1 \cdot C_1$$

$$C_3 = G_2 + P_2 \cdot C_2$$

$$C_4 = G_3 + P_3 \cdot C_3$$

$$\Rightarrow C_1 + P_1(G_0 + P_0 \cdot C_0)$$

$$G_1 + P_1(G_0 + P_0 \cdot C_0)$$

$$C_2 = G_2 + P_2(G_1 + P_1(G_0 + P_0 \cdot C_0))$$

$$G_2 + P_2(G_1 + P_1(G_0 + P_0 \cdot C_0))$$

$$\downarrow C_4 = G_3 + P_3(G_2 + P_2(G_1 + P_1(G_0 + P_0 \cdot C_0)))$$

$$C_4 = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0C_0$$

③ carry come's when

$$\begin{array}{cccc} ③ & 0 & 0 & 0 \\ \underline{1} & \underline{1} & \underline{1} & \underline{1} \end{array}$$




$$C_1 = A_0 \cdot B_0 + (A_0 \oplus B_0) \cdot C_0$$

$$C_2 = A_1 \cdot B_1 + (A_1 \oplus B_1) \cdot C_1$$

$$C_3 = A_2 \cdot B_2 + (A_2 \oplus B_2) \cdot C_2$$

$$C_4 = A_3 \cdot B_3 + (A_3 \oplus B_3) \cdot C_3$$

- For 'n' bit look ahead carry adder.



- ↳ Stage 1 & 4 need only 2 SIP gate
- ↳ Stage 2 & 3 need upto (n+1) SIP gate

Variable

ex: Time complexity of  $n$  bit  
look ahead carry adder is  $O(n)$   
(cont.)

↳ carry is available in 3<sup>rd</sup>  
state  
↳ we need 4<sup>th</sup> stage for sum

Assuming  $(n+1)/p$  AND & OR gates  
are available & each gate has  
constant delay.

ex: Amount of time needed to generate  
sum & carry by looking ahead  
carry adder if delay of XOR, AND,  
OR gate is  $5n, 10, 20$ . regardless of  
no. of 1/p to these gates.

$C_n$  [3 Stage]

$$S_1 \rightarrow [XOR = 5n] = 5n$$

$$[AND = 10] = 10$$

$$S_3 \rightarrow [OR] = 20 \Rightarrow 5n + 10 + 20 = 80$$

$$C_n = 80$$

$$S_{n-1} = 4^{\text{th}} \text{ stage}$$

$$80 + 50 = 130 //$$

most time taken

where  $n$  is no. of 1/p to those gate

Carry need 3 stage

$\circled{c_4} \rightarrow$  Stage 2 ( $S_2$ )

$$\begin{aligned} 2 \text{ 1/p XOR} &= 5 \times 2 \\ &= 10 \quad \text{largest delay} \\ 2 \text{ 1/p AND} &= 2 \times 2 \\ &= 4 \end{aligned}$$

Stage 2 ( $S_2$ )

AND gate

2.51p, 3.51p, 4.51p, 5.51p

$$So, 5.51p AND = 2 \times 5$$

$$\text{Total delay} = S_1 + S_2 = 10 + 10 = 20$$

Stage 3 [OR gate]  $4.51p = 2, 3, 4, 5$

$$5 \text{ 1/p OR} \Rightarrow 5 \times 1 = 5 = 5$$

$$\text{Total delay} = 20 + 5 = 25$$

$S_{n-1}$  (sum need 4 stages)

$$\begin{aligned} S_1 &= 2.51p \text{ XOR} \Rightarrow 5 \times 2 \\ (\text{Stage 1}) &= 10 \\ 2.51p \text{ AND} &= 2 \times 2 \\ &= 4 \end{aligned}$$

Stage 2  $\Rightarrow$  AND

$$C_2 \Rightarrow 4.51p \text{ AND} = 2 \times 4 = 8$$

Stage 3  $\Rightarrow$  OR

$$C_3 = 4.51p \text{ OR} \Rightarrow 4 \times 1 = 4$$

$$\text{Stage 4} \Rightarrow \text{XOR}$$

$$2.51p \Rightarrow 5 \times 2 = 10$$

$$\text{Total delay} = S_1 + S_2 + S_3 + S_4$$

$$= 10 + 8 + 4 + 10 = 32$$

sol.  $C_n \Rightarrow$  3 stage

$$S_1 = 10$$

$$S_2 = (n+1) * 2 = 2n+2$$

$$S_3 = (n+1) * 1 = n+1$$

$$C_n = 3n+13$$

$S_{n-1}$  (Sum)  $\Rightarrow$  4 stage


$$S_1 = 10$$

$$S_2 = n * 2 = 2n$$

$$S_3 = n * 1 = n$$

$$S_4 = 10$$

$$\boxed{S_{n-1} = 3n+20}$$



ex: 8231P AND  
given 231P AND  
gate

method 2:

$$S_1 \rightarrow \frac{32}{2} = 16$$


$$S_2 \rightarrow \frac{16}{2} = 8 \quad S_3 \times 2 = 16$$

$$S_3 \rightarrow \frac{8}{2} = 4$$

$$S_4 \rightarrow \frac{4}{2} = 2$$

$$(S_5) \rightarrow \frac{2}{2} = 1$$

stage 5



Total delay  
 $(n-1) * x \rightarrow \text{delay}$

method 1.

$$S_1 \rightarrow \frac{n}{2}$$

$$S_2 = \frac{n}{2^2}$$

$$S_3 = \frac{n}{2^3}$$

K stage

$$S_K = \frac{n}{2^K} = 1$$

$$\frac{n}{2^K} = 1 \Rightarrow n = 2^K$$

$K = \log_2 n$

if it's not an power  
of 2 then  $\text{Stage} = \lceil \log_2 n \rceil$

$x \times 1$  P AND gate realize using  
 $y \times 1$  P AND gate  
Delay  $\rightarrow \lceil \log_2 x \rceil$

note

$$\text{carry} = ab + bc + ac$$

↓ same

$$\text{carry} = ab + (a \oplus b) \cdot c$$

ex: Amount of time needed to generate sum & carry by  
 4bit look ahead carry adder if delay of XOR, AND, OR gate  
 of 2 SIP is 60, 10, 20. Time complexity:  $O(\log n)$

carry:

$$\boxed{\text{Stage 2}} \quad \begin{array}{l} 2\text{ SIP XOR} \rightarrow 50 \\ 2\text{ SIP AND} \rightarrow 10 \end{array} \quad \left. \right\} \text{50}$$

**Stage 2**

AND gate

$$C_4 \rightarrow 4+1 \\ = 5$$

$$\text{Substage} \rightarrow \lceil \log_2 5 \rceil + 10 \\ = 80$$

**Stage 3** OR gate

$$E_4 \rightarrow 4+1 \\ = 5$$

$$\text{Substage} = \lceil \log_2 5 \rceil * 20 = 60$$

so, total delay  
 is  $S_1 + S_2 + S_3 \Rightarrow 50 + 30 + 60$   
 $\Rightarrow 140$

$$\text{Sum: } \boxed{\text{Stage 1}} \Rightarrow 50$$

**Stage 2**  $\rightarrow$  AND gate

$$S_3 \neq 3+1 = 4$$

$$\text{Substage} = \lceil \log_2 4 \rceil * 10 = 2 * 10 \\ = 20$$

**Stage 3**  $\Rightarrow$  OR gate

$$S_3 \neq 3+1 = 4$$

$$\text{Substage} = \lceil \log_2 4 \rceil * 20 \\ = 2 * 20 = 40$$


**Stage 4** XOR gate

$$50 //$$

$$\text{Total delay} = S_1 + S_2 + S_3 + S_4 \Rightarrow 50 + 20 + 40 + 50 \\ \Rightarrow 160 //$$


• To design half adder we need  
1XOR & 1 AND gate

• No. of NAND gate to build H.A  
(half adder)




• min. no. of NOR gate to build  
H.A  
⑤ NOR gate

• Full adder




To realize FA we need  
3 AND, 1 OR, 2 XOR gate

ex: How many HA are needed  
to realize F.A?



So, 2 H.A &  
1 OR gate is required

ex: To add 2, 4bit no..  
How many H.A & F.A are  
needed.



So, 3F.A & 1 H.A  
in worst case required

we can  
say that  
4F.A only

generalize;

to add 2, nbit no.

1H.A & (n-1)F.A

only  
 $(2n-1)$   
H.A

only  
nF.A

ex: no. of FA & HA are needed  
to design 4bit parallel adder.  
2, 4bit no. added & previous carry

(4 FA)  
or (2 HA) b/c we are also  
adding previous carry

generalize  
'n' bit parallel adder

$\rightarrow 2^n$  FA

$\rightarrow 2^n$  HA

if delay of each FA = 'd'

Total delay =  $n \times d$


= BCD adder.

It's a combinatorial circuit  
which is used to add 2,  
BCD no. & previous carry

5 FA & 2 HA

ex:

$C_3$	$C_2$	$C_1$	$C_0$
$A_4$	$A_3$	$A_2$	$A_1$
$B_4$	$B_3$	$B_2$	$B_1$




ex: BCD address ≠ 4bit parallel adder  
need to add extra functionality  
adding 6 when invalid BCD  
or carry is there


i.e.  $0111 \rightarrow (7)_{10}$   
 $0100 \rightarrow (4)_{10}$

$$\begin{array}{r} 1011 \\ + 0110 \\ \hline 0001 \end{array}$$

carry 1  
 $(111)_{10}$



ex: min no. How many NAND gate are need to realize Half subtractor.




Half adder, subtractor  
then (5) Nand, NOR gate only

$$\overline{x \cdot y} \cdot y \Rightarrow \overline{y} + xy$$

$$= \overline{y+x} = \textcircled{yx}$$

ex: How many Half Subtractors are needed to realize full subtractor & what else do we need?



ex: To subtract 2, nbit no.  
How many H.S & F.S are needed?

(n-1) F.S  $\Delta$  H.S


If only F.S available then

(1) F.S

& only H.S then

(2n-1) H.S

• 4bit adder & subtractor




- we can obtain
- $x+y$  when  $c_0=0$
- $(x+y)+1$  when  $c_0=1$
- $x+1$  when  $c_0=1, y=0$

$$x \rightarrow \begin{matrix} g_3 & g_2 & g_1 & c_0 \\ x_4 & x_3 & x_2 & x_1 \end{matrix}$$


$$+ y \rightarrow \begin{matrix} y_4 & y_3 & y_2 & y_1 \\ s_4 & s_3 & s_2 & s_1 \end{matrix}$$

(E4)

- Subtract $\oplus\ominus$



- $x-y$  then  $C_0 = 1$
- $(x-y)-1$  then  $C_0 = 0$
- $x-1$  then  $C_0 = 0, Y = 0$



$$\frac{1}{A} \rightarrow D \rightarrow \bar{A}$$


$$0 \rightarrow D \rightarrow \bar{A}$$

$$\begin{cases} x+y \rightarrow A=0, C_0=0 \\ x+y+1 \rightarrow A=0, C_0=1 \\ x+1 \rightarrow A=0, C_0=1 \\ x-y \rightarrow A=1, C_0=1 \\ x-y-1 \rightarrow A=1, C_0=0 \\ x-1 \rightarrow A=1, C_0=0 \end{cases}$$

H.A / H.Schaff  
Chall adder) Subtraction)  
F.A / FS

NAND	NOR
S	S
9	9


golden Rule




min. no. of NAND/NOR gate

$$\text{ex: } (A+B)(A+C) \Rightarrow A+B \cdot C$$

min. no. of NAND ③



generalize




Law's  
can't be applied on the  
expression

$$\text{ex: } (\overline{A}+B)(C+D)$$

$$\overbrace{x}^{\overline{A}+B} (C+D) = XC + XD$$


$$\overline{\overline{A}+B} \rightarrow \overline{A \cdot \overline{B}}$$

$$\overline{A \cdot \overline{B}} \cdot C + \overline{A \cdot \overline{B}} \cdot D$$



$$\text{ex: } \overbrace{A \cdot \overline{B} + C \cdot \overline{D}}^{\text{SOP}}$$


④ NAND gate



$$\text{ex: } (\overline{A}+\overline{B})(C+D) \rightarrow \overline{AB} \cdot (C+D)$$

↳ POS

$$\overline{ABC} + \overline{ABD}$$




generalize  
Expression having BOD should be taken as X.

$$\text{ex: } \overline{AB} + \overline{BC}$$

Some time there will be some exception  
that SOP will have less no. of  
NAND gate than NOR gate  
try to draw POS using K-map

$$\overbrace{(A+B)}^X (B+C) \rightarrow \overbrace{AB+BC}^{\text{SOP}}$$





④ NAND gate


ex. min no. of 2 IP NAND gate needed to realize  
 $x_1 \cdot x_2 + x_3 \cdot x_4 + x_5 \cdot x_6 + \dots + x_{2n-1} \cdot x_{2n}$

$\boxed{1 \text{ to } 2n-1}$   
 $\underbrace{2+4+6+8+\dots+2n}_{n} \Rightarrow 2 \cdot \underbrace{(1+2+3+\dots+n)}_{n}$


$$\Rightarrow \sum_{k=1}^n x_{2k-1} \cdot x_{2k}$$



POS  $(A+B)(C+D)$




AND-OR Realizat<sup>n</sup>



NAND-NAND Realizat<sup>n</sup>


OR-AND Realizat<sup>n</sup>



NOR-NOR Realization

$$\overline{(A+B)(C+D)}_{POS}$$


③ NOR gate




ex:  $(A+B)(C+D)(E+F)$  min no. of NOR gate

④ any no. of 1ps

⑤ 2 1ps




ex:  $(A+\overline{B}) \cdot (\overline{C}+\overline{D})$



⑥ NOR gate

ex:  $AB+AC$  J SOP

$$\overline{A(B+C)}_{POS}$$




ex:  $\overline{AB}+CD$

$$\overline{\overline{A}\overline{B}} + CD$$

$$\overline{A}+\overline{B}+CD$$

$$\Rightarrow ((\overline{A}+\overline{B})+C) \cdot ((\overline{A}+\overline{B}) \cdot D)$$




⑦ NOR gate

$$\text{ex. } AB + \overline{CD}$$


$$\begin{bmatrix} C & D \\ \overline{C} & \overline{D} \\ \hline \overline{C+D} \end{bmatrix}$$

$$\Rightarrow (X+A)(X+B)$$



so,  $Z+3 = \textcircled{5} \text{ NOR gate}$


$$\text{ex. } (\overline{A}+B) \cdot (B+\overline{C})$$



$$\text{ex. } \overline{AB} + \overline{CD}$$

$$X + \overline{CD}$$

$$\Rightarrow (X+\overline{C})(X+\overline{D})$$



$\Rightarrow \textcircled{6} \text{ NOR gate}$

(Note)  $\rightarrow$  when repetition of variable

is there then try to find min


b/w POS & SOP

$$\text{ex. } A+BC \} \text{ SOP}$$


$\hookrightarrow$  POS would be

$$\begin{array}{c} (\overline{A}+B) \\ (\overline{A}+C) \end{array}$$

3NOR gate



$$\text{ex. } (A+\overline{B}+C)$$




ex: min. no. of NOR gate needed to realize

$$(x_1+x_2)(x_3+x_4)(x_5+x_6) \dots (x_{2n-1}+x_{2n})$$


$n=2$

$$(x_1+x_2)(x_3+x_4)$$



$n=3$

$$(x+x_2)(x_3+x_4)(x_5+x_6)$$



( $\Sigma$ )

2

3

4

NOR

3

6

9

$3 \times 1$

$3 \times 2$

$3 \times 3$

$\textcircled{n}$   $\longrightarrow$   $\boxed{3(n-1)} //$

ex:  $x \cdot \overline{AB} + x_1 \cdot x_2 \cdot x_3 \dots x_n$

X  
A  
B  
 $\Sigma$   
NOR  
gate

$$\Rightarrow 3(n-1)+2$$

$$\Rightarrow 3n-3+2$$

$$\Rightarrow \boxed{3n-1} //$$

ex:  $(AB) + x_1 \cdot x_2 \cdot x_3 \dots x_n$

X  
↓  
3 NOR  
gate

$$so, 3(n-1)+3$$

$$\Rightarrow \boxed{3n} //$$

ex:  $x + x_1 \cdot x_2 \cdot x_3 \dots x_n$

$$(x+x_1) \cdot (x+x_2) \cdot (x+x_3) \dots (x+x_n)$$

require  $3(n-1)$  NOR gate

## Boolean Algebra

- Set of boolean funct<sup>n</sup> ⑥  
is called functionally complete  
or universal if any boolean  
function can be constructed  
from s.

- Boolean functn | Boolean operation

## Digital Circuits

Digital circuit are used to realize Boolean operators.

A Ckt /gate is called functionally complete if any boolean fund<sup>n</sup> can be realized using only instance of that Ckt /gate or set of gate

- To check given set of function is functionally complete.


Step 1: If only one function is given then try to realize it by AND, OR, NOT gate & then treat it like blackbox

blackbox  
Step 2: Try to make  $\text{AND}, \text{NOT}$   
 $\text{OR}, \text{NOT}$  from given circuit.

$$\begin{array}{l} \text{NOR} \\ \left. \begin{array}{l} \bullet \overline{A+B} \neq 0 \\ \bullet \overline{A \cdot B} \neq 1 \end{array} \right\} \text{F.C. } \neq \frac{\overline{A}+\overline{B} \& \overline{A} \cdot \overline{B}}{\text{here are P.F.C.}} \\ \text{NAND} \end{array}$$

ex:  $\overline{AB} + \overline{AB}$  is universal assuming

$A \oplus B$   $\leftarrow \begin{cases} AND, NOT \\ OR, NOT \end{cases}$



- AND & OR gate can't be created using XOR


- {AND, OR, NOT} is universal
- {AND, NOT} functionally complete
- {OR, NOT}

→ i.e.  $(a \wedge b) \vee (\neg a \wedge \neg b)$


• partially functionally complete CP-F.C

Complete CP.F.C.  
you need to take help of  
10.13 to create all  
Boolean functn, without  
it you can't then it's  
called

ex  $\overline{A+B}$  is universal  
assuming  $\frac{Vcc}{T}$  &  $\frac{GND}{T}$  is available



when  $B \approx 0$




P-F-C

- o Implication without  
false is P.F.C

• ex':  $AB + \bar{A}\bar{B} \rightarrow A \odot B$   
is also not  
D.F.C

ex:  $A\bar{C}+BC$



Put  $A=0$ , then we get  $B.C$  [AND]

put  $A=1 \& B=0$  then we get  $\bar{C}$  [NOT]

• Functional completeness

NAND, NOR,  $\{\bar{A}+\bar{B}\}, \{\bar{A}\cdot\bar{B}\}$  Implication


$$\begin{array}{c} \overline{A \cdot B} \\ \uparrow \\ \overline{A} + \overline{B} \end{array} \quad \begin{array}{c} \overline{A} + \overline{B} \\ \uparrow \\ \overline{A} \cdot \overline{B} \end{array}$$

ex:  $\bar{A}+B\bar{C}$  is F.C??


$V_{CC}$  & GND

↳  $\text{AO}(\text{OR})$

$\therefore \bar{A}+B\bar{C} \not\models \text{NOT}$



so, it's functn complete.



gate

Q.  $f(x,y,z)=xyz+x'y+y'z'$  → using K-map

$$f(x,y,z)=x'y'z+xy'z'+xy$$

using Kmap

$x'y$	00	01	11	10
$z$	0	1	1	0
1	1	0	0	1

$$x\bar{y} + \bar{x}\bar{y} + \bar{x}y\bar{z}$$

when Assuming  $x\bar{y}$   
then

$y$	00	01	11	10
$z$	0	1	1	0
1	1	1	0	1

Can't prove anything  
so it's not functional complete


$$x\bar{y} + \bar{x}\bar{y} + \bar{x}y\bar{z}$$

$\text{NOR}$

so, it's functional complete

- Multiplexers / mux/selectors
- $S_1$  is a C.C which has  $2^n$  Vp lines, 1 o/p line, n select line & 1 enable pin
- Select lines are used to select which Vp line will appear on o/p line
- Enable pin is used to enable or disable the ckt

ex: Design  $4 \times 1$  MUX




$$Y = \bar{E} \bar{S}_1 \bar{S}_0 I_0 + \bar{E} \bar{S}_1 S_0 I_1 + \\ \bar{E} S_1 \bar{S}_0 I_2 + \bar{E} S_1 S_0 I_3$$


Step 1: Vp & o/p lines

Step 2: truth table

E	$S_1, S_0$	Y
0	0 0	$I_0$
0	0 1	$I_1$
0	1 0	$I_2$
0	1 1	$I_3$
1	X X	0





ex: Explain  $2 \times 1$  MUX



E	$S_0$	Y
1	0	$I_0$
1	1	$I_1$
0	X	0




$$Y = \bar{E} \bar{S}_0 I_0 + \bar{E} S_0 I_1$$



$$Y = \bar{E} \cdot (\bar{C} \cdot A + C \cdot B)$$

$$X = E(\bar{C}A + CB)$$

$$\bar{X} = (\bar{C}A + CB)$$




$$Y = (\bar{W} \bar{Z} X + \bar{W} Z \bar{X} + W \bar{Z} Y + W Y \bar{Z}) \bar{E}$$

$$\Rightarrow (\bar{W} \bar{Z} X + \bar{W} Z \bar{X} + W \bar{Z} Y) \bar{E}$$

$$\Rightarrow \bar{W} \bar{Z} X + W \bar{Z} Y$$


ex: How to realize  $8 \times 1$  MUX from  $4 \times 1$  MUX.



INOT  
1OR  
 $\rightarrow 4 \times 1$  MUX

method ②

- ②  $4 \times 1$  MUX
- ①  $2 \times 1$  MUX



ex: How many  $4 \times 1$  MUX  
are needed to realize  
 $64 \times 1$  MUX


$$\frac{64}{4} = 16$$

$$\frac{16}{4} = 4$$

$$\frac{4}{4} = 1$$

no. of MUX      24       $4 \times 1$  MUX needed

ex: Consider realization of  $64 \times 1$  MUX from  $4 \times 1$  MUX  
if I/P given at select lines is 100110. Find MUX no. & I/P  
I/P line no. at Stage ① which is shown as O/P?



$100110$  (2+1)  
3rd line  
(9+1) 10th MUX

$$\frac{64}{4} = 16$$

$$\frac{16}{4} = 4$$

$$\frac{4}{4} = 1$$

24

the, overall delay in MUX

no. of stage \* delay of each MUX

$T_{avg\ 64}$   
given      desired

$4 \times 1$  MUX  
I/P line will  
be

00 - 1st  
01 - 2nd  
10 - 3rd  
11 - 4th line

- Generalized [Same for Demux]

$x \times 1$  MUX from  $y \times 2$  MUX

$$\rightarrow \text{no. of MUX} \rightarrow \sum_{k=1}^{\log_2 y} \frac{x}{y^k}$$

$\rightarrow \text{no. of Stage} \rightarrow \lceil \log_2 y \rceil$

- Application of MUX

$\rightarrow$  we can realize any boolean function of ' $n$ ' variable w/o minimizing it using  $2^n \times 1$  MUX


ex: can we realize any Boolean function

of degree ' $n$ ' by  $2^{n-1} \times 1$  MUX? Yes.

i.e  $f(A, B, C) = \sum m(1, 2, 6, 7)$


Realize this function using 4x1 MUX

A	B	C	$f(A, B, C)$
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1




$$y = \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + ABC$$

- Demultiplexes / Demux:
- It is C.C. which has 2 input lines,
- $2^n$  output lines, n select line & 1 enable pin (optional)
- Select line are used to select output line on which I/P will appear
- enable pin is used to enable or disable the ckt.



ex: Step 1:



$$A_0 = \bar{E} \bar{S}_1 \bar{S}_0 I$$

$$A_1 = \bar{E} \bar{S}_1 S_0 I$$

$$A_2 = E \bar{S}_1 \bar{S}_0 I$$


$$A_3 = E \bar{S}_1 S_0 I$$

Step 2: truth table

$S_1, S_0$	$A_0$	$A_1$	$A_2$	$A_3$
0 0 0	I	0	0	0
0 0 1	0	I	0	0
0 1 0	0	0	I	0
0 1 1	0	0	0	I
1 x x	0	0	0	0

ex: 1x8 Demux with 1x4 Demux


method 1:



costly  
b/c if required


1 NOT gate  
2 AND gate

method 2: Active high Enable pin



### Application of Demux


Multiple computers can communicate via single link with the help of Mux & Demux.



\* Decoders

It is a C-C which has  $n$  I/P lines, upto  $2^n$  O/P line & 1 enable pin (optional)

Enable pin is used to enable or disable the ckt.




ex: 4<sub>2</sub> BCD to decimal decoder

what is the literal count of D<sub>9</sub> assuming no enable pin for the circuit.

BCD to Decimal

Step 1:



AB		00	01	11	10
CD		D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
00		D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
01		D <sub>1</sub>	D <sub>5</sub>	D <sub>3</sub>	D <sub>9</sub>
11		D <sub>3</sub>	D <sub>7</sub>	D <sub>5</sub>	D <sub>11</sub>
10		D <sub>2</sub>	D <sub>6</sub>	D <sub>4</sub>	D <sub>10</sub>

If we consider 2<sup>n</sup> O/P lines then decoder is a special case of demux in which Select line become I/P lines & 1/P of demux is assumed to be 1/1.

ex: 2x4 Decodes

Step 1: I/P & O/P lines



Step 2: AB A<sub>0</sub> A<sub>1</sub> A<sub>2</sub> A<sub>3</sub>

00 1 0 0 0

01 0 1 0 0

10 0 0 1 0

11 0 0 0 1

$$A_0 = \bar{A}\bar{B}, A_1 = \bar{A}B$$

$$A_2 = A\bar{B}, A_3 = AB$$

Step 2: truth table

A B C D	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	D <sub>8</sub>	D <sub>9</sub>
0000	1	0	0	-	-	-	-	-	-	0
0001	0	1	0	-	-	-	-	-	-	0
0010	0	0	1	-	-	-	-	-	-	0

1001	0	0	0	-	-	-	-	-	-	1
1010	x	x	x	-	-	-	-	-	-	x
1111	x	x	x	-	-	-	-	-	-	x

Variable  $\Rightarrow$  Total possible

$2^n$  minterm

$$\frac{2^n}{2} = 2^{n-1}$$

less than  $2^{n-1}$  minterm present = OR

more than  $2^{n-1}$  minterm present = NOR

Exactly  $2^{n-1}$  minterm present = NOR/OR

$$D_0 = \bar{A}\bar{B}\bar{C}\bar{D}$$

$$D_1 = \bar{A}\bar{B}\bar{C}D$$

$$D_2 = \bar{B}\bar{C}\bar{D}$$

$$D_3 = \bar{B}\bar{C}D$$

$$D_4 = \bar{B}CD$$

$$D_5 = B\bar{C}\bar{D}$$


$$D_6 = B\bar{C}D$$

$$D_7 = BCD$$

$$D_8 = A\bar{D}$$

$$D_9 = AD$$

ex: How to realize 3x8 decoder from 2x4 decoder



→ 2x4 decodes  
1, 1 NOT gate

generalize:

$$m \times 2^m \rightarrow \text{realize from } 2 \times 4$$

$$\lceil \frac{m}{2} \rceil = \sum_{k=1}^{2^n} \frac{2^m}{2^{2k}}$$

- Realize  $n \times 2^n$  decoder from  $m \times 2^m$  decoders



$$\lceil \frac{n}{m} \rceil = \sum_{k=1}^{2^n} \frac{2^n}{(2^m)^k}$$

$$\lceil \log_m n \rceil = \sum_{k=1}^{n} \frac{m}{nk}$$

### Application of Decoders

- we can realize any boolean funct'n of 'n' variable w/o minimizing it using  $n \times 2^n$  decoder & 1 'm' l/p OR gate where 'm' is No. of minterms present in funct'n
- In place of OR gate we can use NOR gate &  $(2^n - m)$  l/p.

$$\text{ex: } f(A, B) = AB + \bar{A}\bar{B}$$



$n$  variable funct' =  $n \times 2^n$  decoders


$\frac{1}{m}$  minterm =  $m$  l/p OR gate  
 $(2^n - m)$  l/p NOR gate

generalize: To realize ' $m$ ' funct'n of degree ' $n$ ' we need  $1, n \times 2^n$  decoders,  $\frac{1}{m}$  OR gate

• Encoders

- It is a C.C which has upto  $2^n$  I/p lines,  $n$  O/p lines & 1 enable pin [optional].

ex: Design 4x2 encoders



$$A_0 = \sum m(1,2) + d(3,5,6,7,9,10,11,12,13,14,15)$$

$$A_1 = \sum m(1,4) + d(3,5, \dots)$$

$$V = S_0 + S_1 + S_2 + S_3$$

$S_2 S_3 \setminus S_0 S_1$

		00	01	11	10
$A_0 \rightarrow$	00		X		
	01	X	X	X	X
$A_0 \rightarrow S_3 + S_2$	11	X	X	X	X
	10	1	X	X	X

$S_2 S_3 \setminus S_0 S_1$

		00	01	11	10
$A_1 \rightarrow S_3 + S_2$	00		X		
	01	X	X	X	X
$A_1 \rightarrow S_3 + S_2$	10	X	X	X	X
	11	X	X	X	X

ex: Design 4x2 priority encoders.

Case 1: lower I/p more priority  
Case 2: higher I/p more priority

i.e.  $\sum S_0 S_1 S_2 S_3$

$S_2: S_0 S_1 S_2 S_3 \quad A_0 \ A_1 \ V$

0 0 0 0	0 0 0	0
1 0 0 0	0 0 1	
X 1 0 0	0 1 1	
X X 1 0	1 0 1	
X X X 1	1 1 1	

$A_1 = S_3 + \bar{S}_2 S_1$

		00	01	11	10
$A_0 \rightarrow S_3 + S_2$	00	1	1	1	1
	01	1	1	1	1
$A_0 \rightarrow S_3 + S_2$	11	1	1	1	1
	10	1	1	1	1

$A_0 = S_3 + S_2$

		00	01	11	10
$A_0 \rightarrow S_3 + S_2$	00	1	1	1	1
	01	1	1	1	1
$A_0 \rightarrow S_3 + S_2$	11	1	1	1	1
	10	1	1	1	1

ex. 4x2 encoder (priority) & priority is given to the smaller no.

truth table


$I_0$	$I_1$	$I_2$	$I_3$	$A_0$	$A_1$	$V$
0	0	0	0	0	0	0
1	x	x	x	0	0	1
0	1	x	x	0	1	1
0	0	1	x	(1)	0	1
0	0	0	1	1	1	1

$$V = I_0 + I_1 + I_2 + I_3$$

$$A_0 = I_2 \bar{I}_0 \bar{I}_1 + I_3 \bar{I}_0 \bar{I}_1$$

$$A_1 = I_4 \bar{I}_0 + I_3 \bar{I}_0 \bar{I}_2$$

$I_2$  Should be 1 & all the no. which are smaller & are '0' should be included



$S_1$  is a CC which is used to compare 2 binary no.

Step 2:

A	B	$A=B$	$A>B$	$A < B$
0	0	1	0	1
0	1	0	1	0
1	0	0	1	0
1	1	0	0	0


$$b_1(A, B) = A \oplus B$$

$$b_2(A, B) = A\bar{B}$$


$$b_3(A, B) = \bar{A}B$$

Same with 2bit comparators

$A, A_0, B, B_0$	$A=B$	$A \geq B$	$A > B$
0 0 0 0	1	0	0
0 0 0 1	0	1	0
0 0 1 0	0	1	0
⋮	⋮	⋮	⋮



• 3bit comparators



• no. of minterms in 'n' bit comparators

$$A=B \Rightarrow 2^n$$

Total no. of minterms

$$2^{2n}$$

$A>B$  1/2thuse

$A < B$  possibility  
 is removed from total.  
 & then split into half

$$\frac{2^{2n}-2^n}{2}$$


$A > B$

$$\frac{2^{2n}-2^n}{2}$$

$A < B$

### • ROM


It is a Combinatorial ckt which consist of  $n \times 2^n$  decoders & each O/p line of decoders with fuse is given as 1/p to  $m$  2<sup>n</sup> 1/p OR gate



word size : 3

no. of words : 4


ex. 8x2 ROM  
no. of cells → cell size



8x2 ROM

3x8 Decoders → 2<sup>n</sup> 1/p & 16 fuses  
3 NOT & 8 AND


### Generalize



- ROM is a memory device in which permanent binary information is stored

- It has n SIP line & m O/P line

- Each bit combination of 1/p variable is called address
- Each bit combination that comes out of the O/P line is called word



$2^n \times 2^n$  decoders  $\neq$   $m$  OR gate  $\neq$   $2^n \times m$  fuses

$\Downarrow$   
(n) NOT  
 $2^n$  AND  
(n) 1/p

of  $2^n$  SIP

ex: To realize 'n' function of 'm' variable

ROM needed will be  $2^m \times n$

ex: To realize any funct<sup>n</sup> of 3 variable with 4x2 Rom?

We need extra  
 $2 \times 1$  MUX

1 function  $\neq$  3 variable

8x1 ROM

