

Operating System

Avg. marks:
3 marks


I Introduction & Background

II Process management

- process concept
- CPU scheduling
- synchronization
- concurrent programming
- deadlocks
- threads

40%

mail :- Balakrishna.veerala
@gmail.com



III Memory Management

- RAM chip implementation
- Loading, linking & Address Binding

40% Techniques

- Paging
- multi-level paging
- inverted paging
- segmentation
- segmented paging

→ Virtual memory


IV File system

$$\begin{aligned}1 \text{ milli Sec} &= 10^3 \text{ microsec} \\&\quad \rightarrow 10^{-3} \text{ sec} \\&\quad \rightarrow 10^6 \text{ nano sec} \\1 \text{ micro sec} &\rightarrow 10^{-6} \text{ sec} \\&\quad \rightarrow 10^{-3} \text{ milli sec} \\&\quad \rightarrow 10^3 \text{ nano sec}\end{aligned}$$

$$\begin{aligned}1 \text{ nano sec} &\rightarrow 10^{-9} \text{ sec} \\&\quad \rightarrow 10^{-6} \text{ milli sec} \\&\quad \rightarrow 10^{-3} \text{ micro sec} \\&\quad \rightarrow 10^{-12} \text{ sec}\end{aligned}$$

• Introduction & Background

what is an OS:- It is an interface b/w user & computer hardware



void main()

```

int x;
printf("Hello");
  
```

y

Internally call code() system call invokes to communicate with the monitor

• System call

- System call is request made by the user program to the OS in order to get any kind of services
- OS is also called as resource allocator b/c it is responsible of allocating resource of the Computer

• Goal of OS





1. the primary goal is convenience (easy to use)

2. the secondary goal is efficiency (stability)

1. If the job is completed completely then only another job will be scheduled

2. Increased CPU idleness

3. Decreased throughput of the system.



ex: IBM, OS/2


throughput

no. of job completed per unit time is known as throughput of the system.


1. If the job is leaving the CPU to perform I/O operation then another job which is ready to execution will be scheduled onto the CPU.

1. If the job is leaving the CPU to perform I/O operation then another job which is ready to execution will be scheduled onto the CPU.
2. Increased CPU utilization
3. Increased throughput

2. Multi-programming OS




3. Multi-tasking OS



1. multi-tasking is an extension of multi-programming OS
2. Job will be executed by using time sharing mode.

4. Multi-processor System

(parallel system)



1. Increased throughput of the system
2. Reliability (fault tolerant system)
3. Economical

ex: UNIX

- the system which are strictly time bound
are called as real time system

there
should
not be
any delay

5. Real Time System

Hard Real Time

ex: satellite system,
missile system

Soft Real Time

ex: Banking Sector

ex: S-works, V-loops, ATOS

no minor delay
is allowed

• process concept.

program under execution is
called as process

- it should reside in the main memory
- it is occupied the CPU to execute the instruction
- Active & dynamic
bcz it is executing some instruction on CPU

1) process id: it is unique identification no.

assigned by the O.S at the time of process creation

2) process state: it contains current state information of a process where it is residing

3) program counter: it contains address of the next instruction to be executed.

4) priority: it is a parameter assigned by the O.S at the time of process creation

2) protection information

All the attribute of the process is called as context of the process

The context of the process is called as PCB [Process Control Block]

P-ID	P-S
P-C	Priority
L-O-F	L-O-D
C-P-R	P-I

P.C.B

- * Every process will have its own PCB (Context) consist of 3 or PCB keep track of context
- * PCB will be stored in main memory & will be implemented by double linked list
- * Process will have various state

States


1. New
2. Ready
3. Run
4. Wait or Block
5. Termination or Completion
6. Suspend Ready
7. Suspend count

- Various operation performed on the process
 1. Create
 2. scheduling
 3. Dispatching
 4. Execute
 5. Terminating or killing
 6. Suspend
 7. Resume



Process State diagram

1. Initially process will be in the [new state], it means that process is under creation or process is being created
2. once the process is created it will be moved to ready state & in the ready state there can be multiple no. of processes.
3. one of the process will be selected from the ready state & that will be dispatch to the running state
4. when the process is in the running state it occupies the CPU & execute the instruction of the process & performing CPU time
5. In the [run state] there will be one process at any point of time
6. If the running process required I/O operation then it will be moved onto [wait/block] state
7. In the wait state also there can be multiple no. of processes.
8. when the process is the Reading, Running, wait state it is resting in the Main Memory
9. If the resource are not sufficient then the some of the processes will be suspended & they will be moved on to [suspend ready] state

**•any transition below
the State is using a
System call**




Context Switching



- every process has some information to store
 - PCB
 - Registers include [meta data]

where do we store this information

in memory
(privileged area of memory)



- for every process, I want to store something in the privileged memory
 - in that memory I am having some stack

one of the use case is that we can push the register value here at that time of context switching

In User Mode

↳ P₁ is running.

- P₁ time is over
- P₁ want to leave CPU by choice
- P₁ want to go in block state b/c of I/O.

B/C of one of this reason

(System call/interrupt)

P₁ will be in Kernel mode.


- P_1 is running (user mode)
- ↳ Something happened (System call / Interrupt)
- ↳ (Sched. Inst.)
- P_1 is running (Kernel mode)
- ↳ we start running Scheduler

Saving
the context

- ↳ Scheduler will be going through list of processes & deciding which to run.

Restore
the context

now the next process starts running



Step involving

P_1 user mode

↳ P_1 kernel mode (I want to save P_1 context in privileged area)


↳ Scheduler


↳ P_2 kernel mode (I want to restore P_2 context)

↳ P_2 user mode

- Long term schedules
- if process is submitted to O.S then
 - where to put in ready queue
 - to put or not to put in ready queue
- L-T-S are invoked with very less frequency (sec | min | hours) etc
 we call it "long time" b/c we invoke it after a long time
 (since we invoke it occassionally hence it's OK
 for us even take more time)

- Mid-term Schedules
- Scoop out the process from memory to harddisk
- Short term Schedules
- Select one of the process in the ready queue to be executed





- 10. When the process is in the suspend ready state then it is residing in the backing store (secondary memory).




- the processes which required more amount of CPU time are known as CPU bound processes
- these processes will spend more time in running state
- the processes which required more amount of I/O time are called as I/O bound processes
- these processes will spend more time in wait/block state

Degree of Multi-programming

- no. of processes present in the Main memory at any point of time is known as degree of multi-programming

- each and every time when the process is moving from one state to another state then the context of the process will change.

Context Switching



- saving the context of one process & loading the context of another process is called as context switching
 - if the context of the process is more than context switching time will also increase & which is undesirable.
 - context switching time is considered as overhead of the system
- Note: In some special cases if there is only one process still it is called as context switching ex: Round Robin Schedule with 1 process*

In the O.S there are 3 different schedulers :-

1) Long term scheduler (L.T.S) (Job Scheduler)

- It is responsible for creating or bringing new process into the system.

2) Short term scheduler (S.T.S) (CPU Schedules)

- S.T.S is responsible of selecting one of the process in the ready state for scheduling them.

3) mid/medium term scheduler (M.T.S)

- M.T.S is responsible for suspending and resuming the processes.
- Job done by M.T.S is called as swapping.

Dispatchers

- It is responsible for loading the selective job onto CPU.
- It is also responsible of context-switching performing.

- Long term scheduler should select good combination of both CPU bound & I/O bound processes in order to get good throughput for the system.
- Long term scheduler controls degree of multi-programming.

Q] Consider a system which has ' n ' CPU processor's then what is the min. & max. no. of processor's that may present in the Ready, Running & wait states.

	min	max
Ready	0	"Any"
Run	0	n
Wait	0	"Any"

Any depends on max no. of multi-programming in the system (depending on main memory).

• process is having various different time

1. Arrival time (A.T) (Submission time)

The time when the process is arrived to the ready state is called as a arrival time of a process.

2. Completion time (C.T)

The time when the process completed its total execution of the process is called completion time.

3) Burst time

- the time required by the process for its execution is called
- Burst time as process

4) Turn around time (T.A.T)

- the time difference b/w C.T & A.T is called T.A.T of the process

5) Waiting time (W.T)

- the time difference b/w T.A.T & B.T is known as W.T

$$W.T = T.A.T - B.T$$

6) Response time (R.T)

the time difference b/w 1st Response & A.T is called Response time

CPU Scheduling

where: In Ready state

who: Short term schedules

when:

- Run → termination
- Run → wait
- Run → Ready
- wait → Ready
- new → Ready

Goal

- to maximize the CPU utilization & throughput of the system
- to minimize the avg. TAT, avg. W.T & avg. Response time of the process.


I First Come First Serve (F.C.F.S.)

Criteria: Arrival time

Mode: non preemptive

P.no	A.T	B.T	C.T	T.A.T	W.T
1	0	3	3	3	0
2	1	4	7	6	5
3	2	3	10	8	5
4	5	6	16	11	5
5	6	5	21	15	10

Grant Chart




$$\text{Avg. T.A.T} = \frac{28+15}{5} = 8.60$$

$$\text{Avg. W.T} = \frac{22}{5} = 4.40$$

$$\begin{aligned} TAT &= CT - AT \\ W.T &= TAT - BT \end{aligned}$$

P.no	A.T	B.T	C.T	T.A.T	W.T
1	6	5	32	26	21
2	3	6	15	12	6
3	5	4	27	22	18
4	1	3	4	3	0
5	4	8	23	19	11
6	2	5	9	7	2

Grant Chart



note: if the A.T of the process matching the schedule the process which have the lowest process ID

$$\begin{aligned} \text{Avg TAT} &= \frac{89}{6} \\ &\rightarrow 14.83 \end{aligned}$$

$$\begin{aligned} \text{Avg WT} &= \frac{58}{6} \\ &\rightarrow 9.66 \end{aligned}$$

Ques	Process	A-T	B-T	C-T	TAT	WT
P ₁	3	1	6	3	0	
P ₂	9	9	12	9	9	
P ₃	11	8	24	15	0	
P ₄	2	3	5	3	13	
P ₅	13	9	33	5	3	
P ₆	3	2	8			

	P ₄	P ₁	P ₆	P ₂	P ₃	P ₅
0	2	5	6	9	14	26

$$\text{Avg TAT} = 56/6 = 9.33$$

$$\text{Avg WT} = 25/6 = 4.16$$

Convo effect

In FCFS the 1st process is having CPU bound process & followed by many I/O bound processes then it will have major effect on Avg. WT of the processes. This effect is called as Convo effect.

Note:- If B-T of the processes are matching then scheduling the process which has lowest A-T

Ques	P NO	A-T	B-T	C-T	TAT	WT
P ₁	21	21	99	78	57	
P ₂	17	19	78	61	42	
P ₃	11	27	126	115	88	
P ₄	1	23	24	23	0	
P ₅	14	19	51	45	26	
P ₆	5	16	40	35	19	

	P ₄	P ₆	P ₁	P ₂	P ₃	P ₅
0	1	24	40	59	78	99

$$\text{Avg TAT} = 357/6 = 59.50$$

$$\text{Avg WT} = 212/6 = 35.66$$

Ques	Process	A-T	B-T	C-T	TAT	WT
P ₁	0	20	20	20	0	
P ₂	1	1	21	20	19	
P ₃	2	1	22	20	19	

$$\text{Avg WT} = \frac{37}{3} = 12.66$$

Ques	Process	A-T	B-T	C-T	TAT	WT
P ₁	0	1	1	1	0	
P ₂	1	1	20	22	20	0
P ₃	2	20	22	20	0	

$$\text{Avg WT} = 0$$

Shortest job first (S.J.F)

Criteria :- Burst time
mode :- non-preemptive

Ques	P.no	A-T	B-T	C-T	TAT	WT
P ₁	0	6	6	6	6	0
P ₂	2	4	16	14	10	2
P ₃	4	2	8	4	2	3
P ₄	6	3	12	6	1	
P ₅	7	1	9	2	1	

P ₁	P ₂	P ₅	P ₄	P ₂
0	6	8	9	16

$$\text{Avg TAT} = 32/5 = 6.40$$

$$\text{Avg WT} = 16/5 = 3.20$$

Shortest Remaining Time First (S.R.T.F)

Criteria:- Burst time
Mode:- preemptive

1-V16
2-V15
3-V10
4-V6
5-V3
6-K

Ques	P.no	A.T	B.T	C.T	TAT	W.T
	P ₁	0	12	52	52	40
	P ₂	2	15	41	40	25
	P ₃	3	11	29	25	14
	P ₄	4	9	18	14	5
	P ₅	7	14	32	5	1
	P ₆	8	2	7	1	0

P ₁	P ₂	P ₃	P ₄	P ₅	P ₆	P ₄	P ₅	P ₂	P ₁
0	1	3	4	7	8	9	12	18	21

$$\text{Avg.TAT} = \frac{142}{6} \quad \text{Avg.WT} = \frac{25}{6}$$

$$= 26.66 \quad = 14.16$$

Ques	P.no	A.T	B.T	C.T	TAT	WT
	P ₁	15	23	95	90	
	P ₂	9	24	72		
	P ₃	12	17	29		
	P ₄	3	3	6		
	P ₅	10	22	100		
	P ₆	7	127	120		

	P ₄	P ₁	P ₂	P ₅	P ₃	P ₆	P ₂	P ₁	P ₆
	0	3	0	7	9	10	12	29	49

Ques	P.no	A.T	B.T	C.T	TAT	WT
	P ₁	18	27	107	89	62
	P ₂	9	20	55	46	26
	P ₃	15	11	26	11	0
	P ₄	0	7	7	7	0
	P ₅	13	15	39	26	11
	P ₆	4	24	80	76	49

	P ₄	P ₆	P ₂	P ₅	P ₃	P ₅	P ₂	P ₆	P ₁
	0	7	9	13	15	26	39	55	80

$$\text{Avg TAT} = 255/6 = 42.5$$

$$\text{Avg WT} = 148/6 = 24.66$$

Grade
2006

Ques	P.no	A.T	B.T	C.T	TAT
	P ₁	0	10	20	20
	P ₂	3	8	10	7
	P ₃	7	8	8	1
	P ₄	8	3	13	5

P ₁	P ₂	P ₃	P ₂	P ₄	P ₁
0	3	7	8	10	20

$$33/4 = 8.25$$

Grade 2007

Ques	P.no	A.T	B.T	C.T	TAT	WT
	P ₁	0	20	5		
	P ₂	15	25	5	55	40
	P ₃	30	10			
	P ₄	45	15			

P ₁	P ₁	P ₂	P ₃	P ₂	P ₄
0	15	20	30	40	55

Ques] consider 3 processes A,B,C to be scheduled as per SRTF algo. The process 'A' is known to be scheduled 1st. & when 'A' been running for '8' unit of time, the process 'C' has arrived, the process 'C' has run for '2' unit of time, then the process 'B' has arrived & completed running in '3' unit of time then what could be the min. B.T of processes 'A' & 'C'?

- (a) 15 & 6
- (b) 14 & 5
- (c) 16 & 5
- (d) 14 & 6

(e) none of the above

$$\begin{array}{l} A \rightarrow 8 + 7 = 15 \\ B \rightarrow 2 + 4 = 6 \\ C \rightarrow 3 \end{array}$$

Longest Job First (L.J.F)


Criteria: Burst Time

mode: non-preemptive

Note

- * If the B.T of the processes is matching the schedule the process which have lowest A.T


Ques	P.NO	A.T	B.T	C.T	TAT	WT
	1	0	4	4	4	0
	2	1	6	10	25	19
	3	4	7	11	7	0
	4	6	3	29	23	20
	5	8	9	20	12	3



$$\text{Avg. TAT} = 21/5 = 4.20$$

$$\text{Avg WT} = 92/5 = 8.20$$

Ques	P.NO	A.T	B.T	C.T	TAT	WT
	P ₁	14	24	46	29	5
	P ₂	13	17	124	111	94
	P ₃	15	21	90	75	54
	P ₄	3	19	22	19	0
	P ₅	11	17	107	96	79
	P ₆	9	23	59	62	39




$$\text{Avg TAT} = \frac{389}{6} = 65.33$$

$$\text{Avg WT} = \frac{231}{6} = 45.16$$

Longest Remaining Time first (L.R.T.F)

	Pno	A-T	B-T	C-T	TAT	WT
P ₁	1	2	18	18	17	15
P ₂	2	4	19	19	12	13
P ₃	3	6	20	20	17	11
P ₄	4	8	21	21	17	9

Criteria: Burst time
Mode: preemptive.



$$\text{Avg TAT} = 68/4 = 17$$

$$\text{Avg WT} = 48/4 = 12$$


Round

Round-Robin
Scheduling

Criteria: Time Quantum
Mode: time slice,
preemptive- Arrival time
preemptive

Qno) T=2

P-no	A-T	B-T	C-T	TAT	WT	R-T
P ₁	0	4	8	8	4	0
P ₂	1	5	19	18	13	1
P ₃	2	6	21	19	13	2
P ₄	4	3	18	14	11	4
P ₅	5	2	14	9	7	5
P ₆	6	2	15	9	8	8



Time Quantum Expires

R-T = 12 - A-T Response

$$\text{Avg} = 22/6 = 3.66$$

Ready queue:

P₁, P₂, P₃, P₁, P₄, P₂, P₅, P₆, P₃, P₄, P₂, P₃



$$\text{Avg TAT} = 27/6 \Rightarrow 12.83 \quad \text{Avg WT} = 56/6 = 9.33$$

Ques) Consider 4 processes P₁, P₂, P₃, P₄ all arrive in the ready queue to the same order at time '0'. The RTT of these process are 4, 3, 2, 1 respectively. What is the completion time of P₁ assuming RR of TS = 2?



P₁: 4x3
P₂: 3
P₃: 2x2
P₄: 1


Ques) Consider 'n' processes sharing the CPU in Round Robin algo. The context switching time is 's' unit. Then what must be the time quantum 'q' such that, the no. of context switches are reduced but at the same time each process is guaranteed to get its turn / job at the CPU after every 't' second of time?



$$t = n \cdot q + (n-1) \cdot s$$

$$t - ns = (n-1)q$$

$$q = \frac{t - ns}{n-1}$$



Life cycle
CPU time
I/O time
CPU time
;
;
Complete

Scenarios

- ▷ CPU
- ▷ I/O
- ▷ CPU / I/O
- ▷ CPU, I/O, I/O
- ▷ I/O, I/O, I/O
- ▷ CPU, CPU, I/O

* CPU time, I/O time concept:

note: i) the process first spend CPU time followed by I/O time and followed by CPU time again.


▷ I/O of the processes can be overlapped as much as possible

- CPU time, I/O time concept:

P.no.	AT	Execution time		
		CPU time	I/O time	CPU time
P ₁	0	20	2	2
P ₂	2	28	4	5
P ₃	2	3	6	8

Ques) what is the completion time of the processes P₁, P₂, P₃ using SRTF algorithm?

$$\begin{aligned}P_1 &= 5 \\P_2 &= 13 \\P_3 &= 22\end{aligned}$$




using SRTF

Ques)

P.no.	A.T	Execution		
		CPU time	I/O time	CPU time
P ₁	0	4	14	2
P ₂	0	8	28	4
P ₃	0	12	32	6

$$\begin{aligned}P_1 &= 20 \\P_2 &= 44 \\P_3 &= 74\end{aligned}$$




using SRTF

Ques)


P.no.	AT	I/O time	Execution time	
			CPU time	I/O time
P ₁	0	4	16	6
P ₂	0	8	28	4
P ₃	0	12	42	6

$$\begin{aligned}P_1 &= 20 \\P_2 &= 50 \\P_3 &= 94\end{aligned}$$




P-no	RT	Execution time		
		I/O	CPU	I/O
P ₁	0	2	4	6
P ₂	0	7	14	21
P ₃	0	1	21	3

Digitized by srujanika@gmail.com



Execution				
P.no.	AT	TIO	CPU	TIO
P ₁	0	2	70	1
P ₂	0	4	14	2
P ₃	0	6	21	3


using SRTT



Ques	P.no	A-T	Execution		
			CPU time	T-IO	CPU
P ₁	0	5	5	2	2
P ₂	3	2	22	2	
P ₃	7	8	0	0	
P ₄	25	95	2		1

using SRF

$$\begin{aligned}P_1 &= 12 \\P_2 &= 31 \\P_3 &= 17 \\P_4 &= 39\end{aligned}$$



Priority Based Scheduling

Criteria: priority

mode: non preemptive


Note: If the priority of the process matching then schedule the process which have lowest A-T (Actual Time)

Ques	Priority	P.no	AT	BT	CT	TAT	WT
	3	P ₁	0	2	2	2	0
	6	P ₂	1	4	5	16	12
	7	P ₃	2	6	8	6	0
	9	P ₄	3	8	11	22	14
	5	P ₅	4	5	13	9	4


Highest \leftarrow 9
no. is
highest
priority

$$\text{Avg TAT} = \frac{25}{5} = 5$$

$$\text{Avg WT} = \frac{30}{5} = 6$$



Ques	Priority	P.no	AT	BT	CT	TAT	WT
higher \leftarrow	10	P ₁	9	17	30	21	4
	5	P ₂	3	14	63	60	46
	7	P ₃	8	5	49	61	33
	3	P ₄	0	13	13	13	0
	7	P ₅	6	11	41	35	24
	5	P ₆	1	9	72	71	62




$$\text{Avg TAT} = \frac{241}{6} = 40.16$$

$$\text{Avg WT} = \frac{169}{6} = 28.16$$

Criteria: priority
mode: preemptive
using priority Based Scheduling

Ques	Priority	P.no	A-T	B-T	C-T	TAT	WT	R-T
	3	P ₁	0	9	39	39	30	0
	4	P ₂	1	6	31	30	24	0
	5	P ₃	3	7	17	14	7	0
	5	P ₄	4	10	27	23	13	0
	7	P ₅	5	7	12	7	0	0



$$\text{Avg TAT} = \frac{113}{15} = 7.53$$

$$\text{Avg WT} = \frac{74}{15} = 4.93$$

Ques	Process	P.no	AT	BT	CT	TAT	WT
	P ₁	1	17	30	17	0	
	P ₂	2	18	55	51	32	
	P ₃	3	15	87	78	63	
	P ₄	4	9	72	72	63	
	P ₅	5	16	40	33	17	
	P ₆	6	12	66	63	51	


$$\text{Avg TAT} = \frac{314}{6} = 52.33$$

$$\text{Avg WT} = \frac{222}{6} = 37.13$$



29)

P.no	AT	CT	S/O	CPU	W/I
P ₁	0	10	90	10	90
P ₂	0	10	90	10	90



Highest Response Ratio next (H.R.R.N):-

Criteria : Response Ratio

Mode : non-preemptive

$$R.R = \frac{W+S}{S}$$

W = Waiting Time
S = Service Time or
Burst Time

any algorithm
formula & how
internal there is
working & what
all factors are
affected by these
parameters.

Ques	P.no	AT	BT	CT	TAT	WT
	P ₁	0	3			
	P ₂	2	6			
	P ₃	4	4			
	P ₄	6	5			
	P ₅	8	2			

$$R.R_3 = \frac{W+S}{S} = \frac{(9-4)+4}{4} = \frac{9}{4}$$

$$R.R_4 = \frac{1+2}{2} = \frac{3}{2} = 1.5$$

$$R.R_5 = \frac{7+5}{5} = \frac{12}{5} = 2.4$$

$$R.R_1 = \frac{0+5}{5} = \frac{5}{5} = 1$$


P ₁	P ₂	P ₃	P ₅	A ₄
0	3	9	13	15

$$R.R_2 = \frac{9+2}{2} = 5.5$$

Note

These Algo. favors the shorter job & limits the waiting time of longer job.


Qud	Proc	AT	BT	CT	TAT	WAT	P.R.	R ₃ = $\frac{5+3}{5} = \frac{8}{5}$	P.R. ₃ = $\frac{6+3}{3} = \frac{9}{3}$
	P ₁	1	2	3	2	0			
	P ₂	4	6	10	6	0	P.R. ₄ = $\frac{4+5}{5} = \frac{9}{5}$		
	P ₃	5	3	14	9	6	P.R. ₅ = $\frac{2+3}{1} = 3$		
	P ₄	6	5	19	13	8	P.R. ₆ = $\frac{2+3}{1} = 3$		
	P ₅	8	1	11	3	2			



$$\text{Avg TAT} = \frac{53}{5} = 6.6$$

$$\text{Avg WAT} = \frac{16}{5} = 3.2$$

multi-level Queue Scheduling



Starvation

- the indefinite waiting of a process is called as starvation

Note

- to avoid the problem of starvation the concept of ageing is used

Ageing

- 1] If the waiting time of process increase then priority of the process will increased

- depending on the priority of the process in which ready queue the process has to be placed will be decided.
- the high priority process will be placed in the ready queue & low priority process will be placed in the bottom of the queue.
- only after completion of all the process from the top level ready queue the further level ready queue process will be scheduled.
- If this is the strategy followed then the process which are placed in the bottom level ready queue will suffer from starvation



2] If the age of process increases by increasing the priority the process will definitely get a chance to execute

Multilevel feedback Queue scheduling




- In above algo every process will definitely get a chance to execute for some amount of time but still there is a possibility of starvation.

$$\text{throughput} = \frac{\# \text{ processes}}{\max(C-T) - \min(C-T)}$$

$$\text{Schedule length} = \max(C-T) - \min(C-T)$$

Ques	P.no	A-T	B-T
	P ₁	0	2
	P ₂	1	3
	P ₃	2	5
	P ₄	3	4
	P ₅	5	2
	P ₆	7	

what is the throughput of system using FCFS algorithm?




$$\text{Throughput} = \frac{6}{22-0}$$

$$\Rightarrow 0.2727$$

$$722 : 900 \rightarrow \% = 27.27$$

$$722 : 900$$

Ques	P.no	A-T	B-T
	P ₁	3	2
	P ₂	9	9
	P ₃	11	3
	P ₄	2	3
	P ₅	13	8
	P ₆	3	2



$$Tn = \frac{6}{33-2} = \frac{6}{31}$$

$$\approx 19.35$$

Algorithm	Starvation
1. FCFS	NO
2. NP \rightarrow SJF	YES
3. SRTF	YES
4. R.R	NO
5. NP \rightarrow L.J.F	YES
6. LRTF	NO
7. NP \rightarrow priority	YES
8. P \rightarrow priority	NO
9. HRRN	NO
10. MLQ	YES
11. M-L-F-B-Q	YES

Note
majority of the O-S practical implement Round Robin scheduling (Multi level feedback Queue)
ex: window

- In general:
(without any value)

① Best throughput

$$\begin{cases} \hookrightarrow \text{NP: SJF} \\ \hookrightarrow \text{P: SRTF} \end{cases}$$

② min Avg. TAT

$$\begin{cases} \hookrightarrow \text{NP: S.J.F} \\ \hookrightarrow \text{P: S.R.T.F} \end{cases}$$

NP: non-preemptive
P: preemptive

③ min Avg. W.T

$$\begin{cases} \hookrightarrow \text{NP: S.J.F} \\ \hookrightarrow \text{P: S.R.T.F} \end{cases}$$

④ min avg. Response time

$$\hookrightarrow \text{Round Robin}$$

- Dispatch latency
the time taken to Stop a process & Start another process
- Gang Scheduling - Thread scheduling
- Rate monotonic scheduling - Real time scheduling
- Fair share scheduling - guaranteed scheduling

Note

- In the SJF Algo. the B.T are predicted by using the following formula

$$T'_{n+1} = \alpha T_n + (1-\alpha) T'_n$$

↓ next expected B.T
 ↓ previous expected B.T
 ↓ actual
 ↓ previous B.T

α : is a parameter
Controls recent & past history

$$0 < \alpha < 1$$

Q=8
page: 170
32433

(52)

$$T_1 = 10$$

$$\alpha = 0.5$$

$$\textcircled{1} T_S = ?$$

$$T_2 = \alpha \cdot T_{S-1} + (1-\alpha) T_1$$

$$= 0.5 * 5 + (1-0.5) * 10$$

$$T_2 = 7.5$$

$$T_3 = \alpha \cdot T_2 + (1-\alpha) T_2$$

$$= 0.5 * 8 + (1-0.5) * 7.5$$

$$T_3 = 7.75$$

P.no	BT
P ₁	5
P ₂	8
P ₃	3
P ₄	3

$$T_4 = \alpha \cdot T_3 + (1-\alpha) T_3$$

$$= 0.5 * 3 + (1-0.5) * 7.75$$

$$T_4 = 5.375$$

$$T_5 = \alpha \cdot T_4 + (1-\alpha) T_4$$

$$= 0.5 * 5 + (1-0.5) * 5.375$$

$$T_5 = 5.1875$$

(53) if $\alpha = 1$

$$T_5 = \alpha \cdot T_4 + (1-\alpha) \cdot T_4$$

$$= 1 * 5 + 0$$

-5//

- System call - Interrupt
- Command interpreter - user mode
- Wrappers - medium term schedule
- Dispatchers - Context switching

• volatile memory : when you switch off the power the content will erase or vanish


- Throughput will not always increase with increase in degree of multiprogramming b/c it will increase upto same point & then decrease [thrashing]
- System call are used in all area

- When an interrupt occurs then process switching may be there and context saving must be there
- Special SW to create a job queue is called Spooler
- On receiving an interrupt from an I/O device the CPU branches off to the ISR after completion of the current instruction
- Interrupt can't be handle in b/w the execution of an instruction. It will only be able to handle after completion of current instruction


- why does 'printf' need OS support?
- b/c CPU doesn't own the monitor
- monitor is external (called I/O device)
- CPU has to take permission from monitor

>Create new Process

Ex: How to create a new process?
(How do OS load a process in MM)




Terminal
(Shell)




ex `printf(" ")`

for example this line can't be executed
w/o interference of O.S

Using the system
call we will do it



Terminal
(Shell)



Objective: understand how does
the 2 steps get perform

1. create space for hello.out
2. load hello.out in that space

1. create space for hello.out
2. load hello.out in main memory


A process running
at least one then
it become
program

- A process
 - ↳ program in execution
 - ↳ A process contests for resources
 - ↳ Context of a process
 - ↳ Multiple processes at same time




CPU as clock


- it is not necessary that we need to run OS code all the time
- O.S is always in MM (loaded by bootloaders at start of compute) but it doesn't mean that O.S is running all the time



compile
maps to



• Structure of process





fork() System Call


Create a exact replica of the calling process

fork():-

- ① Create EXACT same copy
- ② parent and child both will start executing after the line which had fork()
- ③ fork() will return some integers to both process - - - → return 0 to child
→ return non-zero to parent





printf always print logical address



0xbffff001c
(print exact same thing)

- fork() System call is used to create a separate duplicate process. but the difference comes when both have different process id
- return's -ve value if child process is unsuccessful


ex: parent



- it doesn't matter if variable is local ⚡ global ⚡ static

• it doesn't matter the execution sequence
if child → parent ⚡
parent → child

{ what you are doing at parent doesn't matter to child & what child do doesn't matter to parent }



- Both child & parent are execute in different, different "a"

logically both are same but physically both are present differently

both have different logical memory but same logical address (printed by printf)

gate
2005


```
if(book() == 0)
    a=a+5
    pf(a,4a)
else
    a=a-5
    pf(a,4a)

assume a=20
child will run these
then u=15
a = x = 25
so, u+10 = x
& v = y
```


parent print u,v
& child print x,y

```
ex: int main()
{
    pf('one')
    book();
    pf('two')
    y
```




process graph



no. of processes = 2
no. of lines



- which 'hello' is printed
it can't be said
depend on order of execution.




- wait() → means parent will be waiting for the child

b can come any where
→ a → c

- fork creates identical copy of address space (logical address)
 - we understand fork() copies by printing address & changing values
 - order of execution of child & parent depend on scheduling
 - Same
 - Change to one thing doesn't

ex: `for(i=1; i<=3; i++) {
 fork();
}`
no. of child process.
total process = 8




* Total no. of child process = $2^n - 1$

```


ex: int main() {
    pid_t pid = fork();
    pid = fork();
    pid = fork();
    if (pid == 0) {
        fork();
        return 0;
    }
}

```




$$\frac{6}{4} \times 4 = 24 \text{ process}$$

from
such
junk box



So, total ⑥
process are
there.




$\exists \exists \exists$

```

int main()
{
    pf(A)
    int child = fork();
    pf(B)
    if(child) wait(NULL);
    pf(C);
}

```



Page 1

```

int child = fcc(c);
if (child) wait
    pfc(c);
}

```

china

Pb (S)
Pb (C)

0.8
at
true
non-zero
value)

Ex:

```

int a=0
int rcz=func();
a+=;
if(rcz==0){ 
    rcz=func();
    a+=;
    b+=;
    a+=;
}
y
printf("Hello")
printf(a)

```

CC22080-2000

Part

```
a++  
if (rc==0)  
    res�תת(1);  
    a++; -  
else  
    a++;  
y  
pј(hello)  
pј(c)  
)
```

100-20

largest value of a ?

so, max among
all is ②

$$\alpha = \frac{d}{\sqrt{2}}$$

a++
 else?
 a++;
 y
 p(hello)
 p(a)

```
att  
if(rezec)  
    rezecok();  
    attj  
    y  
    p1(hello)  
    p1(c)
```

a++
a++
p1(hello)
P(g)

possible pattern it can print

```
int main() {  
    int i=0;  
    while(i<2){  
        fork();  
        printf("%d",  
            i++);  
    }  
}
```

method 1:

Parent $i=0$

```
int main() {  
    int i=0;  
    while(i<2){  
        fork();  
        printf("%d",  
            i++);  
    }  
}
```

Child $i=0$

```
int main() {  
    int i=0;  
    while(i<2){  
        fork();  
        printf("%d",  
            i++);  
    }  
}
```

possible Sequence :-

011011

001111

010111

X011101 } not possible

```
int main() {  
    int i=0;  
    while(i<2){  
        fork();  
        printf("%d",  
            i++);  
    }  
}
```

$i=2$

parent

child

$i=1$

parent child

method 2:

Pf(0)
Pf(1) Pf(0)

Pf(0)
Pf(1) Pf(0)

You can apply
topological Sorting
over here

Very tough questn
ex. int main() {

卷之三


`int c = 0;`

Box List 1

```

child { b6c fork(i=20)
parent } Pj(C+i)
          fflush(stdout);
parent { yelse
parent } c2C+i+3;


```



i=0

```


graph TD
    i0[i=0] --> Parent[Parent]
    i0 --> Child[child]
    Parent --> IfNonZero["if(nonzero==0){"]
    Child --> IfZero["if(zero==0){"]
    IfNonZero --> PrintC["Pf(c+i)"]
    IfNonZero --> FlushC["fflush(c);"]
    IfNonZero --> Else1["else{"]
    IfNonZero --> C3["c=c+i+3;"]
    IfNonZero --> Y1["y"]
    IfZero --> PrintC["Pf(c+i)"]
    IfZero --> FlushC["fflush(c);"]
    IfZero --> Else2["else{"]
    IfZero --> C3["c=c+i+3;"]
    IfZero --> Y2["y"]
  
```



exec
System Call

→ will override/destroy
the current file progress
& run's the given file
i.e exec...)

ex: what is the O/p we get
if we run a.out file?



Pf(hello)

b.c


b.out

the executable file

Override
the
current
file with
'b.out'

a.c


one executable
file as
parameter
i.e b.out



a.out will get replaced
with b.out.

O/p: hey Goclasses.

Process Creation



⇒ Create Space for a.out

⇒ load the a.out in that space


Shell
Code
look like:-

while(true){
scanf("%d", &t)
pid = fork()
if(pid == 0)
exec(t)
else cwait()



some command

adjacent Init → very 1st program to be runned.
Shell

execute a new program



Dual mode operation



errant user
hacker / unauthorized person

- In the H/W level the instruction are executed by using dual mode operation
 - 1) user model non-privileged mode
 - 2) kernel model privileged mode system mode / monitor mode / supervisory mode
- the dual mode operation is used in order to provide protection & security to the user program & also to the O.S from errant user (by giving non
- it is purely decision of O.S in which particular mode the instruction has to be executed
- the privileged instruction are executed in kernel mode & non-privileged instruction are executed in user mode
- mode bit is used to identify in which particular mode the current instruction is executing
- In the booting time the system always start in the kernel mode
- O.S always run in the kernel mode

Important (need more security)
↳ privileged instruction

- 1) I/O operation
- 2) Context switching
- 3) Disable interrupts
- 4) Set the time of clock
- 5) changing the memory map
- 6) clearing the memory map

not important
↳ non-privileged instruction


- 1) Reading the time of clock
- 2) Reading of CPU status

* A multi user, multi processing OS can't be implemented on hw that doesn't support

At least two modes of CPU execution (privileged & non-privileged)

System call


The Request made by the user program to the OS in order to get any kind of service



mode bit = X01

Note

• mode switching take very less time compare to process switching





So CS take more time b/c changing


context from one process to another but in mode switching we just change 2bit only

11:50:00

System call



System Call Operation



Dual mode of operation

- User mode (mode bit = 1)
 - Read & write into program memory
 - Compute operation (Addition, Subtract)

(mode bit = 0)

- Kernel mode
- CPU & memory management
- I/O handling
- Critical instruction

Ex: System call must be used

- (a) Modify global variable
- (b) Call a user-written function
- (c) Write to a file
- (d) All of the above

System call Execution

what is system call
Sot: request to Kernel to perform a service

- ↳ Open a file
- ↳ Execute a new program
- ↳ Create a new process
- ↳ Send a msg to another process

(ii) Entry point providing controlled mechanism to execute kernel code

Syscall


one of few mechanisms by which program can ask to execute kernel code

- Each system call has a unique numeric identifier
- OS has a System call table that maps numbers to functionality requested.
- When invoking a system call, user places system call no. & associated parameters in specific registers then executes the sys-call inst.

- program calls wrapped functⁿ in C library
- wrapped functⁿ
 - ▶ packages sys call arguments into registers or stack
 - ▶ put (unique) sys call no. into a register
- wrapped flips CPU to Kernel mode (User mode → Kernel mode)
 - ▶ Execute special machine inst. (e.g. syscal)
 - ▶ Main effect: CPU can now touch memory marked as accessible only in Kernel mode
- Kernel execute syscall handler
 - ▶ invokes service routine corresponding to sys call no.
 - ↳ Do the real work, generate result status
 - ▶ place return value from service routine in a register
 - ▶ switches back to user mode, passing control back to wrapper's
 - ↳ (Kernel mode → User mode)


inside the SYSCALL instⁿ

- Save the old(user) Stack pointer value
- Switch the SP to the Kernel Stack
- Save the old (user) PC value (= returnaddr)
- Save the old privilege mode
- Set the new privilege mode to ⁶0
- Set the new PC to the Kernel Syscall handlers
- System call are slower than funcⁿ call



Synchronization

Processes



Understanding Synchronization:-

① the problem arises not having synchronization b/w the process


② The condition to be

followed to achieve synchronization

③ The solution

[Correct & Incorrect]

Step 1 The problem arises not having synchronization b/w the process



• in is the variable used by the producer to identify the next empty slot in the buffer

• out is a variable used by the consumer to identify from where it has to consume the items.

```
int count=0; // initial buffer will be empty, & producer should only execute first loop
void producers(void) {
    int item;
    while (true) {

```

while (count == N);

Buffer[in] = item;
 in = (in+1) mod N;

count = count + 1;

y
y

I. load Rp, m[count]

II. INCR Rp

III. store m[count], Rp

void consumers(void) {

int item;

while (true) {

while (count == 0);

item = Buffer[out];

out = (out+1) mod N;

count = count - 1;

y
3

I. Load Rc, m[count]

II. DER Rc

III. Store m[count], Rc

- Count is a variable used by both producer & consumer to identify no. of item present in the buffer at any point of time.

Shared Resource.

- Count variable
- Buffer

Condition to be followed

- If the Buffer is full the producer is not allowed to produce item into Buffer.
- If the Buffer is empty consumer is not allowed to consume item from Buffer.

Universal assumption.

- The running process can get preempted at any point of time after completion of the current instruction

1 Inconsistency.

$$\text{Count} = 824$$

In [84]	<table border="1"> <tr><td>x</td></tr> <tr><td>y</td></tr> <tr><td>z</td></tr> <tr><td>A</td></tr> <tr><td></td></tr> <tr><td></td></tr> <tr><td>⋮</td></tr> </table>	x	y	z	A			⋮
x								
y								
z								
A								
⋮								

out [82]

Analysis

$$\text{Item } p = A$$

$$\text{Item } c = 'x'$$

$$\begin{array}{l}
 P \rightarrow \Sigma \\
 P \rightarrow I \\
 \hline
 C \rightarrow I \\
 C \rightarrow II \\
 C \rightarrow III \\
 \hline
 P \rightarrow III
 \end{array}
 \quad \begin{array}{l}
 RP [84] \\
 RC [82]
 \end{array}$$

- the producer & consumer are not properly synchronize while sharing the common variable count. hence it is leading to the problem of inconsistency


Printer spooler daemon:

→ Background process

Process
 P_1, P_2, P_3, \dots

Printer

IN [3]



- Enter file
- I. load $R_i, m[in]$ → Respective process registry
 - II. Store $SD[i], "F-n"$ → filename
 - III. INCR R_i
 - IV. Store $m[in], R_i$


* "in" is a variable used by all the process to identify the next empty slot in the Spooler directory

* out is variable used by the printer to identify from where it has to print the document

Shared Resource

1. Spooler directory
2. "in" variable


2] Loss of data



- the processes are not properly synchronized while sharing the common variable "in"
- hence it is leading to the problem of loss of data

3] Deadlock

- if the processes are not properly synchronized by sharing the common resource as by sharing the common variable. So it is also possible for deadlock



• Definitions

② Critical section (C.S.):

the portion of program text, where shared variable or shared resource will be placed

ex:- $Count = Count + 1;$

③ RACE condition

the final value of shared variable depends on the execution sequence of the processes. this type of condition is called as race condition


Note

to avoid the problem of race condition only one process should be present inside the critical section at any point of time

② non-critical section (non-C.S.):

the portion of program text, where independent code of the processes will be placed

eg: $IN = (INT+1) \bmod N;$



Count = 4

Count = 2

Mutual exclusion fails then race condition occurs.

Step 2 Condition to be followed to achieve synchronization:

① Mutual Exclusion (M.E.):

- i. no two processes should present inside the C.S at any point of time
 - ii. only one process is allowed to enter into C.S at any point of time
- ↓
only tell's if two processes are there in C.S or not or anyone

② Progress:

- i. no process running outside the C.S, should block the other interested process from entering into C.S when C.S is free.
- ii. if there is only one process trying to enter into C.S then it should be definitely allowed into C.S.
- iii. if two or more processes are trying to enter the C.S then one process should definitely allowed to enter in C.S

✓ empty or not

IV. the decision must come in finite time that who will enter into C.S

~progress → Deadlock X
~finite time → Deadlock ✓

- ③ bound waiting (B.W.):
- no process should have to wait forever to enter into C.S.
 - there should be a bound on getting chance to enter into C.S.) after certain no. of processes it gets chance
 - some processes indefinitely waiting to enter into C.S b/c C.S is always busy by some other processes. These situations should not arise. [with respect to processes]
 - If the bound waiting is not satisfied then it is possible for starvation.
- ④ No assumption related to H.W. or processor speed
- v. no. of processes entering into their C.S after a process request for the same must be bounded

Step 3 Solutions:

① Software Type:

- Lock Variable
- Strict alternation or Decker algorithm

② H.W. Type

- TSL instruction set
↳ test of set lock

③ O.S. Type

- Counting Semaphore
- Binary semaphore


④ Programming language compiler support type:-

- monitors

- M.E fail then Race condition occurs
- progress fails then deadlock may occur
 - ↳ progress (if finite fails) in that case deadlock will occur
- Bounded wait fail's then starvation may come

Analysis:

lock = $\emptyset \neq A$



$P_1 \rightarrow I$
 $P_1 \rightarrow II$
 $P_1 \rightarrow III$

$P_2 \rightarrow I$
 $P_2 \rightarrow II$
 $P_2 \rightarrow III$
 $P_2 \rightarrow IV$
 $P_2 \rightarrow V$

$P_1 \rightarrow IV$
 $P_1 \rightarrow V$

M.E is not satisfied

= problem of race
one process should
be the critical section
time

Count = 4

- Mutual exclusion fail's then race condition occurs.

to be followed to achieve synchronization:

② Progress:

- Bounded waiting & deadlock are 2 different concept. So bounded waiting doesn't imply no deadlock. A system could satisfy bounded waiting & could be in deadlock as well.
- If a process is not using the critical section then it should not stop any other process from accessing it. (independent of each other)

lock X
lock ✓

that who will enter into C.S

- ③ bound waiting (B-W):
- no process should have to wait forever to enter into C-S
 - there should be a bound on getting chance to enter into C-S
 - some processes indefinitely waiting to enter into C-S b/c C-S is always busy by some other processes. These situations should not arise.
 - If the bound waiting is not satisfied then it is possible for starvation.

No assumption related to how processes work

After certain no. of processes it gets chance

v. no. of processes entering into their C-S after a process request for the same must be bounded

Step 3 Solutions:

① Software Type:

- Lock Variable
- Strict alternation or Dekker algorithm

② HW Type

- TSL instruction set
- test & set lock

③ O-type

- Counting semaphore
- Binary semaphore

④ Programming language compiler support type:

- monitors

⑤ Software type

- Lock variable

I. load R1, m[lock]

II. cmp R1, #0

III. JNZ to step ④

IV. store m[lock], #1

V. C-S

VI. store m[lock], #0




Respective Process Registers

jump if R1 is non-zero

Compare to 0

Analysis:

$$\text{lock} = \phi \# 2$$



P1 → I

P1 → II

P1 → III

P2 → I

P2 → II

P2 → III

P2 → IV

P2 → V

P1 → VI

P1 → VII

P1 → VIII

P1 → IX

P1 → X

P1 → XI

P1 → XII

P1 → XIII

P1 → XIV

P1 → XV

P1 → XVI

P1 → XVII

P1 → XVIII

P1 → XVIX

P1 → XX

P1 → XXI

P1 → XXII

P1 → XXIII

P1 → XXIV

P1 → XXV

P1 → XXVI

P1 → XXVII

P1 → XXVIII

P1 → XXIX

P1 → XXX

P1 → XXXI

P1 → XXXII

P1 → XXXIII

P1 → XXXIV

P1 → XXXV

P1 → XXXVI

P1 → XXXVII

P1 → XXXVIII

P1 → XXXIX

P1 → XXXX

P1 → XXXXI

P1 → XXXXII

P1 → XXXXIII

P1 → XXXXIV

P1 → XXXXV

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX

P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

P1 → XXXXVIX


P1 → XXXXVI

P1 → XXXXVII

P1 → XXXXVIII

b) strict alternation or banker algorithm:
 (process takes "turn" to enter into c-s)

process 'P ₀ ' code	Process 'P ₁ ' code
while(true){ non-cs(); while(turn!=0); C-S turn=1; } y	white(true); no-cs(); while(turn!=0); C-S turn=0; } y



- we have proved that progress is not satisfied & solution is considered to be incorrect

Analysis:
 $turn = \phi \neq 0$



ME is satisfied
 progress is not satisfied

b/c chance is yours & you don't want enters into CS
 & you are also not letting others in the CS

Important point


- preemption is just a temporary stop, the process will come back & execute the remaining execution
- if there is any possibility of solution become wrong by taking the preemption then consider the preemption.
- if any solution have deadlock then progress is not satisfied

Ques

P ₁	P ₂
while(CS ₁ == S ₂); C-S S ₁ = S ₂	white(S ₁ != S ₂); C-S S ₂ = not(S ₁)

Analysis:

$$\begin{aligned} P_1 &: 0 \\ P_2 &: 1 \end{aligned}$$



progress failed

Peterson algorithm (2 process solution)

```

#define N 2
#define TRUE 1
#define FALSE 0
int turn; // Shared variable used by both
int interested[N];
void enter_Region(int process)
{
    1. int other;
    2. other = 2 - process;
    3. interested[process] = TRUE
    4. turn = process;
}

```

۶

C-5


```
void leaveRegion( int process )
{
    interested[process] = false;
}
```

1

- we have prove that all the 3 condition are satisfied in the above solution hence the solution is consider to be correct

Evolution

P_0 is much \gg than P_1



`interested(a) = false true`

interested(1) = false true

$\text{turn} = \emptyset$

Process P ₀ other = 1	Process P ₁ other = 0
-------------------------------------	-------------------------------------

`fun = process))`

Analysis②: Piven et al.

In Hall

InterestRate[0] = false true

Interested (s) = false

- 70 -

Procedure P ₀	Procedure P ₁
Others=1	Others=0

C.S
P1

so, we is satisfied

also, progress is satisfied

bound wait is also satisfied

Ques Assume that both the process P_a & P_b are trying to enter C.S at the same time then which process will entry in critical section (C.S) first
Answer '2' first


[2] H/W Type

↳ TSL instruction set
(test & set lock)

* TSL Registers flag: Copies the current value of flag into register & store the value of '1' into flag in a single atomic cycle without any preemption



Entry section.

- I. TSL R1, m[flag]
- II. cmp R1, #0
- III. JNE to step ④
- IV. OS
- V. Store m[flag], #1



Analysis:-

$$\text{Flag} = 0 \times 1$$



1. ME is satisfied
2. progress is satisfied
3. Bound wait is not satisfied



Note: If some process is in c.s then all the other process which are try to enter cs will

Repeatedly checking for I, II, III


2. these process are busy in checking those mutex & waiting to enter c.s. These is called as Busy waiting

* Busy wait is also called as "Spin Lock" with the busy waiting are wasting the CPU cycles (CPU time)

- avoid the problem for busy waiting concept


Concept A "Semaphore" is used

Solution	ME	Progress	BW
lock variables	✗	✓	✗
Strict alternation (or) Deckers algo	✓	✗	✓
Peterson's algo	✓	✓	✓
TSL instruction	✓	✓	✗



* we can apply the above technique, only after checking deadlocks.

Priority inversion problem




Live lock
 $P_L \rightarrow \text{Ready}$
 $P_H \rightarrow \text{Run}$

flag - ϕ_1

Solution:

Priority inheritance



③ O-S Type

- Semaphore
- Semaphore is an integer variable used by various process in a mutual exclusive manner to achieve synchronization.
- Improper usage of Semaphore will also give wrong result.

Semaphore
↳
Counting Semaphore
(-∞ to +∞)
Binary Semaphore.
(0 or 1)

- the two different operation performed of the Semaphore variable

① down() / wait()

② up() / signal() / v() / Release()

Counting Semaphore

down(Semaphore S) {
 S.value = S.value - 1;
 if (S.value < 0) {

 Block the process &
 place its PCB in the
 Suspended list

4

3

up(Semaphore S) {

 S.value = S.value + 1;
 if (S.value > 0) {

 Select a process from
 Suspended list &
 wakeup();

5

6

- after performing down operation if the process is not getting suspended then it is called as successful down operation

- if it is successful down operation then only process will continue further execution in the code
- The down operation in the counting semaphore will be successful only if the initial value of Semaphore is

• after performing down operation if the process is getting suspended then it is called as an unsuccessful down operation

• if it is unsuccessful down operation then processor will not continue further execution of the code

$S > +1$

- there is no unsuccessful up() operation, up() operation is always successful
- the process performing up() operation will definitely continue further execution.

Ques) consider a system were initially value of counting semaphore
 $S = +17$, then various Semaphore operation like $\text{v}_3\text{p}, \text{v}_4\text{v}, \text{v}_3\text{p}, \text{v}_4\text{v}, \text{v}_2\text{p}$
then what is the final value of Counting Semaphore.
 $\Rightarrow +17 - 23 + 14 - 13 + 7 - 2$
 $\Rightarrow 0$

Note the -ve value of the counting Semaphore indicates the no. of processes blocked (in the suspend list)

$S: +2, 0, -7, -2$	$S-L$	(P_2, P_3)
$P_1 P_2 P_3$ P P P ✓ X X		

Ques) Consider counting Semaphore variables. If the various Semaphore operation like $\text{v}_3\text{p}, \text{v}_2\text{v}$ are performed then what is the largest initially value of S, so that one process will remain blocked.
 $S - 20 + 12 = -1$ \rightarrow no. blocked process
Set 7

Binary Semaphore

Down(Semaphore s) :

if ($s.value == 1$)

$s.value = 0$;

else {

Blocked the process &
placed its PCB in the
suspended list.

}

}

Up(Semaphore s) :

if (suspended list is
empty)

$s.value = 1$;

else {

Select a process from
suspended list and
wakeup();

}

}

- after performing Down() operation if the process is not getting suspended then it is called as successful down() operation
- If it is a successful down operation then the process will continue further execution in the code
- after performing down() operation if the process is getting suspended then it is called as unsuccessful down() operation
- if it is a unsuccessful down operation then the process will not continue further execution in the code.
- down() operation in the Binary Semaphore will be successful if the initially value of the Semaphore is "1".
- there is no unsuccessful up() operation, up() operation is always successful
- the process performing up() operation will definitely continue further execution

Ex:


$$S = \{ \emptyset \times \}$$

P ₁	P ₂	P ₃	P ₄	P ₅	P ₆	P ₇
P	P	P	V	V	V	V
✓	X	X	✓	✓	✓	✓

Successful

↳ unsuccessful

S-L



W.B
22] S-X, ϕ , X, ϕ , 1, 0
9P, 14V, 6P, 8V, 3P, 2V
S-L [ϕ ϕ ϕ 70

* Important points

(Applicable for both binary & counting semaphore)

- [1] every Semaphore variable will have its own suspend list
- [2] the down() & up() operations are atomic
- [3] if two or more processes are in the suspend list & there's no other process to wakeup() those processes then they are said to be involved in the deadlock
- [4] if more than one process is in the suspend list & every time when we perform 1 up() operation, one process will wakeup from suspend list & these will based on first in first out
- [5] when the process is in the suspend list then it will be placed in the wait state & when we wake up the process then it will be brought into ready state

[Note]

```
Struct Semaphore {  
    int value;  
    QueueType L;
```

b;

```
Struct Semaphore s;
```

* Semaphore is structure variable which takes integral value.

Ques] Each process P_i , $i=2$ to 9 execute the following code

mutex = X

$s = X \& Z \# 1$


```
while (true) {  
    P(mutex);  
    C-S  
    V(mutex);  
}
```



The process 'P10' executes the following code

```
while (true) {  
    V P v(mutex);  
    C-S  
    P v V(mutex);  
}
```

Analysis
mutex = X



what is the max no. of processes that may present inside the critical sections at any point of time?

Note: Initial value of binary semaphore mutex = 1
a) 2 b) 3 c) 10 d) 3 91

until you do V() the process will remain in C-S



- Correct Solution for 'n' process

```
while (true) {  
    P(mutex);  
    C-S  
    V(mutex);  
}
```

initial value of
binary semaphore
mutex = 1;

1. M.E ✓
2. P ✓
3. B.W ✓

mx, 0



Waiting →
for process

- after coming from suspend list

P2 will not execute the same instruction

again it will execute from the next instruction

in this case the next instruction is C-S.

(P)

C-S

Ques] Consider two concurrent processes 'P & Q' executes their respective code

process 'P' code	process 'Q' code
while (true) {	while (true) {
w: <u>p(s)</u>	y: <u>p(s)</u>
print('0');	print('1');
print('0');	print('1');
x: <u>v(s)</u>	z: <u>v(t)</u>
y	y

Q) what should be the binary semaphore operation on w,x,y,z respectively & what must be the initial value of binary semaphore 's' & 't' in order to get print o/p always as 00110011.....

x) $w=p(s), x=v(s), y=p(t), z=v(t)$

$s=1, t=1$

* b) $w=p(t), x=v(s), y=p(s), z=v(t)$

$s=1, t=1$

* c) $w=p(s), x=v(t), y=p(t), z=v(s)$

$s=0, t=1$

✓ d) $w=p(t), x=v(s), y=p(s), z=v(t)$

$s=0, t=1$

Ques] which of the following will ensure that the o/p string never contain substring of the form 0^n 0 or 1^n 1, where n is odd?


process 'P' code	process 'Q' code
while (true) {	while (true) {
w: _____	y: _____
print('0');	print('1');
print('0');	print('1');
x: _____	z: _____
y	y

a) $w=p(s), x=v(s), y=p(t), z=v(t)$
 $s=1, t=1$

b) $w=p(t), x=v(s), y=p(s), z=v(t)$
 $s=1, t=1$

c) $w=p(s), x=v(s), y=p(s), z=v(s)$
 $s=1$

d)



initialized as
 $S_0 = 1, S_1 = 0, S_2 = 0.$

Reentrant twice

Analysis:

Case 1 [at least 2]:

$$S_0 = 1 \oplus 1 \oplus 0$$

$$S_1 = 0 \oplus 0 \oplus 1$$

$$S_2 = 0 \oplus 1 \oplus 0 \oplus 1$$

Case 2:

$$S_0 = 1 \oplus 0 \oplus 0$$

$$S_1 = 0 \oplus 1 \oplus 1$$

$$S_2 = 0 \oplus 0 \oplus 1$$

$P_0 \rightarrow P_1 \rightarrow P_0 \rightarrow P_2 \rightarrow P_0$


000

$P_0 \rightarrow P_1 \rightarrow P_2 \rightarrow P_0$

00


17] initialized to 1. S_x & S_y

$\begin{matrix} X & Y \\ 0 & 0 \\ 0 & 0 \end{matrix}$



- Classical problem of IPC (Inter Process Communication)

1] Producers - Consumer semaphore



Analysis:

mutex: 1

Initial Value	Producer Item	Consumer Item	Producer Action & consumer item
Empty = \$	X	\$	K5
full = %	X	B	#3

$$itemp = X^B$$

$$itemp = X^Y$$

```
#define N 8
Semaphore Empty=N;
Semaphore Full=0;
```

```
Semaphore mutex=1;
```

```
void producer(void){
```

```
int temp;
```

```
while(TRUE){
```

```
down(Empty);
```

```
down(mutex);
```

Buffer Full

Full = %

Empty = \$-1

Buffer[in] = itemp;

inx (inx+1) mod N;

up(mutex);

up(full);

}

y

Buffer Check Condition

void consumer(void){

int itemc;

while(true){

Buffer Empty

down(full);

down(mutex);

Full = %-1

Empty = \$

itemc = Buffer[out];

out = (out+1) mod N;

up(mutex);

up(empty);

}

y

- empty is a counting semaphore variable represent the no. of slot empty in the buffer at any point of time.

- full is a counting semaphore variable which represent no. of slot full in the buffer at any point of time.

- mutex is a binary semaphore variable used by producer consumer to access the buffer in a mutual exclusive manner.

Ques) what happen when we interchange down(empty) & down(mutex)
in producer-consumer problem

a) no problem, the soln still work correct.

b) Both producer & consumer will access buffer together

c) some of the item produced will be lost

d) it is possible for deadlock.

Buffer is full :-

$$\underline{\text{mutex} = \#0}$$

\therefore it is possible for deadlock.

$$\underline{\text{Empty} = \emptyset - 1}$$

$$\underline{\text{Full} = \# \# 7}$$

Ques) what happens if up(mutex) & up(full) are interchange.

$$\underline{\text{mutex} = \#0}$$

\therefore no problem, the solution still work correct

$$\underline{\text{Empty} = \# \# 5}$$

$$\underline{\text{Full} = \# \# 3}$$

from consumer

Ques) interchange down(full) &
down(mutex)

Ques) interchange up(mutex) &
up(empty)

Analysis:

$$\underline{\text{mutex} = \#0 \# 1}$$

$$\underline{\text{Empty} = \# \# 7}$$

$$\underline{\text{Full} = \emptyset \# 5}$$


\therefore it is possible for deadlock

\therefore no problem, the solution still work correct

② Readers-writers

Reader
R₁, R₂, R₃

writer
w₁, w₂, w₃



Analysis ①:
rc = 0 + 2
mutex = 2 + 1 + 1
db = 2 + 0



$\nearrow R \rightarrow R^x$
 $\nearrow R \rightarrow R$

Analysis ②:

rc = 1 + 2
mutex = 0
db = 4 + 0



$\nearrow w \rightarrow R^x$
 $\nearrow w \rightarrow w$

int rc = 0;

Semaphore mutex = 2;

Semaphore db = 2;

void *reader(void *d)

while (true) {

 down(&mutex);

 rc = rc + 1;

 if (rc == 5) down(&db);

 up(&mutex);

 D-B

 down(&mutex);

→ Q: When is the
reader instead
in mutex

 rc = rc - 1;

 if (rc == 0) up(&db);

 up(&mutex);

 Y

Y

- 4 condition need to follow for synchronization

1) $R \rightarrow R$
2) $R \rightarrow w^x$
3) $w \rightarrow R^x$
4) $w \rightarrow w^x$

• rc is an integer variable which represent reader's count that is no. of readers present in the database at any point of time.

• mutex is binary semaphore used by the reader in the mutual exclusive manner.

• db is a binary semaphore variable used by reader & writer in mutual exclusive manner

Ques what happen if we interchange
④ down (mutex) & $rc = rc + 1$
in reader's code

$$rc = \emptyset, r^2$$

$$\text{mutex} = \times \emptyset 1$$

$$db = \emptyset, 0$$



∴ Both Readers & writer will
enter the DB in same time

⑤ what will happen when interchange
if condition 4 up(mutex) in
reader's codes.

∴ Both Readers & writer will enter
the DB in same time

⑥ what happen when we interchange
down(mutex) & $rc = rc - 1$
in reader's code.

when R₁ is execute & then R₂
then deadlock is occurring

Option

- ① no problem the soln still work correct
- ② multiple readers are not allowed in DB
- ③ Both Reader & writer will enter the DB in sometime
- ④ it is possible for Deadlock

$$rc = \emptyset \neq 2$$

$$\text{mutex} = \times \emptyset \neq 2$$

$$db = 1$$



$$rc = \emptyset \neq 1$$

$$\text{mutex} = \times \emptyset \neq 0$$

$$db = \emptyset, 0$$



Pg no. 179
Ques] 19, 20

19] void Reader (void) {

 L2: down (mutex);

 if ($w == 2$) {

 up (mutex); —①

 goto L1;

 y

 else {

 R = R + 2;

 up (mutex); —②

 y

 down (mutex);

 R = R - 1;

 up (mutex);

 y

void writer(void) {

 L2: down (mutex);

 if ($R \geq 2$ or $w == 2$) —③

 up (mutex);

 goto L2;

 y

 wes;

 up (mutex);

 D-B

 down (mutex);

 w20;

 up (mutex);

 y


20] $R = 0$;

$w = \emptyset$;

mutex $_2 = \lambda \neq \emptyset$

∴ multiple write can come at any point
also * reader


D-B



Anding

3 Dining philosophers

N=5



void philosopher (int i) {
 while (True) {

 thinking();

 take_fork(i); // take left fork

 take_fork((i+1)%N); // take right fork

 eats();

 put_fork(i); // put left fork back

 put_fork((i+1)%N); // put right fork back

 y

 y

NOTE

- If all the philosophers are hungry at the same time then everybody will take their left fork 1st & when they try to take/attempt to take right fork then nobody will get the right fork & all the philosophers will wait on each other & they will go into deadlock.



```

#define N 5
#define THINKING 0
#define HUNGRY 1
#define EATING 2
#define LEFT ((i+N-1)%N)
#define RIGHT ((i+1)%N)

semaphore mutex = 1;
Semaphore S[N];
// all S[i]'s are initialized
to 0
int state[N];
// an array to keep track of
every one state
  
```

→ philosopher no.

```

void philosopher(int i)
{
    while(true)
    {
        Thinking();
        take_fork(i);
        eat();
        put_fork(i);
    }
}
  
```

y

take_fork(i) & i?

```

down(mutex));
state[i] = HUNGRY;
test(i);
up(mutex);
down(S[i]);

```

y

```

Put - fork(m1);
down(mutex);
state[i] = THINKING;
test(LEFT);
test(RIGHT);
up(mutex);

```

```

void test(i)
{
    if (state[i] == HUNGRY &&
        state[LEFT] != EATING &&
        state[RIGHT] != EATING) {
        state[i] = EATING;
        up(SC(i));
    }
}

```

- * mutex is a Binary Semaphore used by philosopher in the mutual exclusive manner.

- * S[N] is an array of Binary semaphore & initial all are assigned to "0".
- * State[N] is an integer array used to keep track of every philosopher's state. Initial all the philosophers are in thinking state.

Analysis:

mutex = y 0 0 0

$P_0 = T$	$S(0) = 0$
$P_1 = T$	$S(1) = 0$
$\Rightarrow P_2 = X \neq C$	$S(2) = 0 \neq 20$
$P_3 = T$	$S(3) = 0$
$P_4 = T$	$S(4) = 0$

Ques) Assume that philosopher P_1 & P_3 are in Eating state. Then philosopher P_2 is also trying to go into eating state then which statement is above code is control not to go into eating state

- a) if condition
- b) down(mutex);

b) test function
 \Rightarrow down(SC(i));

Ques) what happen if we interchange up(mutex) & down(sem) in take_fork function.

Analysis:

$$\text{mutex} = \chi, 0$$

$$P_0 = T$$

$$P_1 = E$$

$$P_2 = T, H$$

$$P_3 = T$$

$$P_4 = T$$

$$S[0] = 0$$

$$S[1] = 0$$

$$S[2] = 0$$

$$S[3] = 0$$

$$S[4] = 0$$

} all are getting suspended,
so it is getting in deadlock

- a) no problem soln still work correct
- b) more than 2 philosophers can go into eating state at once
- c) Deadlock
- d) none of the above

Ques) Assume P_1 is in Eating state & P_2 is also trying to go into eating state then it will be suspend. Then what is the procedure & who P_2 will wakeup & go into eating state

Analysis: mutex : 2

$$P_0 = T$$

$$P_1 = E$$

$$P_2 = T, H$$

$$P_3 = T$$

$$P_4 = T$$

$$S[0] = 0$$

$$S[1] = 0$$

$$S[2] = 0$$

$$S[3] = 0$$

$$S[4] = 0$$

- After P_1 go from eating state to next instruction

$$S.L \boxed{P_2}$$


will get into S.L b/c
 $\text{down}(\text{sem})$
for wait for its
left fork to be
free

Ques] Each process P_i , $i=0 \text{ to } 4$ & binary semaphore matrix m of size 4×4
are initialized to '1'.

Each process P_i executes the
following code

```
down(m[i]);
down(m[(i+1)mod4]);
C.S
up(m[i]);
up(m[(i+1)mod4]);
```

$m_0 = 10$
 $m_1 = 10$
 $m_2 = 10$
 $m_3 = 10$
 $m_4 = 10$



$$\begin{aligned}P_0 &= m_0 m_1 \\P_1 &= m_1 m_2 \\P_2 &= m_2 m_3 \\P_3 &= m_3 m_0 \\P_4 &= m_4 m_1\end{aligned}$$

considers the following statement

- ① ME is satisfied
 - ② ME is not satisfied
 - ③ It is possible for deadlock
- which of the above are true?
- ④ only ②
 - ⑤ only ①
 - ⑥ only ①, ③
 - ⑦ only ②, ③

Ques] Consider the following code used by the processes to access the
common critical section

Shared boolean lock = false;

```
boolean key;
do
    Key = True;
    while(Key == true)
        Suspend(lock, Key);
    C.S
    lock = False;
    while(true);
```

Analysis

lock = False True

P_1	P_2	P_3
Key = True	Key = True	Key = True
False		

note: swap function atomically
swaps two values by
using call by reference

↓
consider the below statement

- ① ME is satisfied
- ② ME is not satisfied
- ③ It is possible for deadlock

which of the above are true

- ④ only ①
- ⑤ only ②, ③
- ⑥ only ②, ④

```
while(TRUE){  
    procedure -consume%+remove-item}
```

$$S_1: a = b + c;$$

$S_2: d = e * f;$

• 100 •


$S_2: d = e * f;$ write set = {a, d, g, h};

$s_3: g = \alpha I d;$

$S_1 \cdot n = 0 \text{ kJ}$

• 11 • 84

Precedence graph:



Note

- any 2 statement ' s_i ' & ' s_j ' can be executed concurrently or parallelly if, they follow below condition

① $\theta(\xi) \cap \omega(\xi) = \emptyset$

10. $\{x \in D \mid P(x)\} = \emptyset$

2022-2023

Note


2. the real concurrent program is possible only on multiprocessor system

3. Concurrent have 3 different mean's


- they can execute concurrently or parallelly
 - they don't have any dependencies
 - * → any one can start 1st

4. concurrent program will be written by using parallel { } or concurrent { }

Concurrently





parallel



Question


①



if nothing
is given
in starting
or ending
then by
default
assume
begin
end



②



begin

S_1

par begin

begin

S_2

S_3

par begin

S_5

S_6

par end

end


S_3

par end

$S_7;$

end

3




- It is not possible to write the concurrent program for all the precedence graph using par begin + par end but it is very much possible to write with the help of Semaphore operation

```

begin
S1
par Begin
Begin
S2;
par begin
S5;
S6;
par end
end
Begin
S3
par begin
S7;
S8;
S9;
par end
S10;
end
S4;
par end
S11;
end
    
```

4




All the binary semaphore variable a,b,c,d,e,f,g,h are initialized to 0

```

par begin
begin S1, par begin V(a), V(b), par end, end;
begin P(c), S2, V(c), end;
begin P(d), S3, V(d), end;
begin P(e), S4, par begin V(e), V(f), par end, end;
begin P(e), S5, V(g), end;
begin P(d), P(f), S6, V(h), end;
begin P(g), P(h), S7, end;
par end;
    
```

$$\begin{aligned}
 a &= \emptyset \neq 0 \\
 b &= \emptyset \neq 0 \\
 c &= \emptyset \vee 0 \\
 d &= \emptyset \neq 0 \\
 e &= \emptyset \neq 0 \\
 f &= \emptyset \neq 0 \\
 g &= \emptyset \neq 0 \\
 h &= \emptyset \neq 0
 \end{aligned}$$

5
Ques

$a = \text{0x0}$
 $b = \text{0x10}$
 $c = \text{0x10}$
 $d = \text{0x20}$
 $e = \text{0x30}$
 $f = \text{0x40}$
 $g = \text{0x50}$
 $h = \text{0x60}$
 $i = \text{0x70}$
 $j = \text{0x80}$

par begin & par end
bc both a/b can be
execute in any order

par begin

begin S, par begin, v(a), v(b), par end, end;

begin p(c), S2, par begin, v(c), v(d), par end, end;

begin p(e), S3, v(e) end;

begin p(f) S4, par begin v(f), v(g) par end end;

begin p(h) S5 v(h) end;

begin p(i) S6 v(i) end;

begin p(j), p(h), p(e) S7 v(j) end

begin p(l), p(j) S8 end

par end.


6

```

par begin
  begin
    A;
    B;
  end
  begin
    C;
    D;
  end
  par end
  
```

which of the following is a valid sequence of execution.

- (a) ABCD
- (b) CD BA
- (c) AC DB
- (d) CB DA
- (e) CA DB
- (f) CA BD
- (g) AC BD
- (h) DABC



7 consider the following concurrent program

```

int x=0, y=0
par begin
  begin
    x=x+1;
    y=y+x;
  end
  begin
    y=y+2;
    x=x+3;
  end
  par end
  
```

$$\begin{array}{l}
 x=0, y=0 \\
 x=x+1 \quad y=y+2 \\
 \downarrow \qquad \qquad \downarrow \\
 y=y+x \quad x=x+3
 \end{array}$$

what can be the final value of 'x' & 'y' after completion of the above concurrent program?

① $x=1, y=2$ ② $x=1, y=3$ ③ $x=3, y=6$

Which of the above claims are possible?

- a) 1,2 b) 2,3 c) 1,3 d) All 1,2,3

$$x=0, y=0$$

$$\textcircled{3} \quad x=1$$

$$\textcircled{4} \quad y=y+x$$

$$\begin{matrix} x=\phi \\ \textcircled{1} \\ \textcircled{2} \end{matrix}$$

$$\textcircled{5} \quad y=2$$

$$\textcircled{6} \quad x=x+3$$

$$\begin{matrix} y=\phi \\ \textcircled{3} \\ \textcircled{4} \end{matrix}$$

$$x=0, y=0$$

$$\textcircled{1} \quad x=1$$

$$\textcircled{2} \quad y=2$$

$$\begin{matrix} x=\phi \\ \textcircled{3} \\ \textcircled{4} \end{matrix}$$

$$\begin{matrix} y=\phi \\ \textcircled{5} \\ \textcircled{6} \end{matrix}$$

(gate - 2013)

Pg: 180

Q: 25

a) -2

b) -1

c) +1

d) +2

w	x	y
P(S); I. load R _W , M[x] II. INCR R _W III. Store M[x], R _W V(S);	P(S); I. load R _x , M[x] II. INCR R _x III. Store M[x], R _x +2	P(S); I. load R _y , M[y] II. DECR R _y (DECR-2) III. Store M[y], R _y -2 V(S);

z
P(S); I. load R _z , M[x] II. DECR R _z III. Store M[x], R _z V(S);

$$\text{Analysis: } S=2; X=\phi - 2 - 1 \times \textcircled{2}$$

$$\begin{array}{l}
w \rightarrow I \\
w \rightarrow II \\
w \rightarrow III \\
\hline
y \rightarrow I, II, III \\
\hline
z \rightarrow I, II, III \\
\hline
w \rightarrow III \\
\hline
x \rightarrow I, II, III
\end{array}$$

$\textcircled{2}$

$\textcircled{1}$

$\textcircled{2}$

Ques] Consider the following Concurrent program

```
int count=0
void tally()
    int i;
    for (i=1; i<=5; i++)
        Count=Count+1;
}

void main()
    par begin
        tally();
        tally();
    parend
```

* what can be the final value of count
after completion of both functions
of tally()


Note: Count = count + 1, will
execute in 'i' instruction like
load, increment & then store

i. load R₁ M[Count]

ii. INCR R₁

iii. store M[Count], R₁

a) 1 b) 2 c) 3 d) 4 e) 5



Analysis:

Count = 4

P_1 : 1st iteration \rightarrow I 1Rw [B.2]

P_1 : 1st iteration \rightarrow II

P_2 : 1,2,3,4, iterations

P_1 : 2nd iteration \rightarrow III

P_2 : 5th iteration \rightarrow I 2Rw [Y.2]

P_2 : 6th iteration \rightarrow II



P_1 : 2,3,4,5 iterations

P_2 : 5th iteration \rightarrow III


Deadlock

- two or more process are waiting for some event to happen which never happens then those processes are said to be involved in the deadlocks.

*Basic of Deadlocks:-





Resources with instance



R_2 : '2' Instance of Resource ' R_2 '

Requesting Edges:



Allocation Edge:



1' instance of Resource 'R₁' is allocated to process P₁



2' instance of Resource 'R₂' is allocated to process P₂

Note


the Resource Request & Resource allocation will be Represented by using Resource allocation graph.

$RAG = G(V, E)$
Processes, Requesting, Allocation
Resource


* Resource Request/ Release life cycle

1. the process will request for the resource
2. O.S clearly validates the request of the process
3. If the request made by the process is valid then O.S will check for availability of the Resource.
4. If the Resource is freely available then it will be allocated to process otherwise process has to wait.
5. If all the resource required for the start of execution are allocated then the process will go into Execution
6. Once execution of the process is completed then it releases all the resource

Ques



// Deadlock exist in the Resource Allocation graph(RAG)



// No deadlock exist in the RAG.

Ques] consider a system which have N processes, & 6 tape drives each process required 2 tape drives to complete their execution. Then what is the max. value of N which ensure deadlock free execution

- a) 2 b) 3 c) 4 d) 5

max 5 processes				
P ₁	P ₂	P ₃	P ₄	P ₅
2	1	2	1	1
1	-	-	-	-
2	2	1	2	1

Ques] consider a system which have 3 processes & each process required 2 resource to complete their execution then what is the min no. of resource required to ensure deadlock free execution

P ₁	P ₂	P ₃
R ₁	R ₂	R ₃
1	1	1

- a) 2
b) 3
c) 4
d) 5

Ques] consider a system has N process and 6 resources each process required 3 resource to complete their execution then what is max. value of N which ensure deadlock free execution

P ₁	P ₂
R ₁	R ₄
R ₂	R ₅
R ₃	R ₆


Ques] consider the 3 process P₁, P₂, P₃ the

- a) 22 b) 23 c) 24 d) 25

peak demand of each process is

5, 9, 13 respectively for the Resource R₁ then what is the min. no. of resource required to ensure deadlock free execution

P ₁	P ₂	P ₃
5	9	13



$$\frac{24}{+1} \\ 25$$

23

Ques

Page no 182
WB

$$\begin{array}{l}
 P_1 \rightarrow 4 \rightarrow 3 \\
 P_2 \rightarrow 3 \rightarrow 2 \\
 P_3 \rightarrow 7 \rightarrow 6 \\
 P_4 \rightarrow ? \\
 \hline
 20 - 11 = 9
 \end{array}$$

$$P_4 = 9$$

1) necessary condition:

The deadlock may be possible or may not be possible

2) sufficient condition:

The deadlock never be possible

- The least upper bound which satisfies the Condition is called as sufficient condition

Ques P.g. 186

Q: 18

'n' → processes

'm' → Resource,

 $P_i \rightarrow S_j$

$$\textcircled{a} \quad \sum_{j=1}^n S_j < m$$

$$\boxed{m=10}$$

$$P_1 = 9$$

$$P_2 = 9$$

$$P_3 = 9$$

 \vdots

$$P_{100} = 9$$

$$\textcircled{b} \quad \forall P_i, S_i < n$$

$$\textcircled{c} \quad P_1 \rightarrow 5 \rightarrow 4$$

$$P_2 \rightarrow 9 \rightarrow 8$$

$$P_3 \rightarrow 13 \rightarrow 12$$

$$24 + 1 = \boxed{25}$$

$$\sum_{i=1}^n S_i = n+1 = m$$

$$\sum_{i=1}^n S_i = m+n-1$$

$$\sum_{i=1}^n S_i < m+n$$

* Sufficient condition:


In simple term:

If we provide certain amount of resource to a particular process then we can say that it is not going for deadlock

* necessary condition

In simple term:

The no. of request made by process for certain resource, then we try to prove that is deadlock free or not.



$$\begin{array}{ll} x_0 = 2 & y_0 = 2 \\ x_p = 2 & y_p = 0 \\ x_q = 1 & y_q = 0 \\ x_r = 2 & y_r = 3 \end{array}$$

$$\begin{array}{ll} y_p = y_q = 0 \\ y_r = 3 \end{array}$$

(b) $x_p + x_q \geq \max y_k, k \neq p, q$

↳ available Resource

ex: $2+2 \geq 3$

$$3 \geq 3$$

ii is a necessary condition

Concept of deadlocks

- 1 Deadlock characteristics
- 2 Deadlock prevention
- 3 Deadlock avoidance

1 Deadlock characteristics (necessary condition)


- ① Mutual Exclusion
 - the resource has to be allocated to only one process or it is freely available
 - There should be a one-one relation b/w resource & the process.

4 Deadlock detection

5 Deadlock Recovery

ii Hold & Wait

the process is holding resource & waiting for some other resource simultaneously



(iii)

no preemption:


- the resource has to be "voluntarily" released by the process after completion of execution.
- it is not allowed to forcefully preempt the resource from the process.

[Note]

* If all the above 4 conditions are existing simultaneously in the system then it is possible for deadlock.

(iv) Circular waits:


- the processes are circular
- wait on each other for the resource.



2] Deadlock prevention:

i) mutual exclusion:

- it is not possible to disqualify mutual exclusion always b/c of shareable & non-shareable resource.




ii) Hold & wait.


Condition:

I] Allocate all the Resource required by the process before start of execution.

problem: Low device utilization
or
less resource utilization



II] The process should release all the existing resources before making the new request.
If it is possible to go into starvation



(iii) No preemption

- the process P_1 is requesting for Resource R_1

- If the Resource R_1 is free then it will be allocated to process P_1 .

- The Resource R_1 is not free & it is allocated to some other process P_2 .

- If the process P_2 is in the execution then process P_1 has to wait.


- The process P_2 is NOT in the execution it is waiting on some other Resource

↓
Preempt the resource R_1 from process P_2 & allocate to process P_1 .


(iv) circular wait:

- the resource will be assigned with the unique numerical no.
- the process can request for the resource only in the increasing (or decreasing) order of enumeration (numbering)

Increasing order



Eg(2):



Note

- By dissatisfying any one of the above 4 condition we can prevent Deadlock

3] Deadlock avoidance

- Deadlock avoidance is implemented by using Banker's Algorithm.

	max need	current allocation	current available	Remaining need
	A B C	A B C	A B C	A B C
P ₀	7 5 3	0 1 0	3 3 2	7 4 3 → P ₀
P ₁	3 2 2	2 0 0	5 3 2	1 2 2 → P ₁
P ₂	8 0 2	3 0 2	7 4 3	6 0 0 → P ₂
P ₃	2 2 2	2 1 1	7 5 3	0 1 1 → P ₃
P ₄	4 3 3	0 0 2	10 5 5	4 3 1 → P ₄
	7 2 5		10 5 7	

Remaining need = max need - current allocation

Current available = Total available - Total current allocation

Total available			Resource
A	B	C	AB,C
6	1	1	P ₀ , P ₁ , P ₂ , P ₃ , P ₄

Process set

Safe Sequence
P₁, P₃, P₀, P₂, P₄



- If we can satisfy the remain need of all processes with the current available resource then the system is said to be in safe state otherwise system is said to be in unsafe state
- If the system is in unsafe state then it is possible for Deadlock
- the order in which we satisfy the remaining need of all the process is called as safe sequence
- safe sequence may not be unique, there may be multiple safe sequence.
- the unsafe state purely depends on behaviour of the processes
- the deadlock avoidance is less restrictive than the deadlock prevention.

- each and every time when the process is requesting for any resource then banker algo will be implemented to identify whether the system is in the safe state or in the unsafe state.

- If the system is in the safe state then the request of the process will be granted & if the system is in the unsafe state then the request of the process will be denied & the deadlock will be avoided

WB Out
2
Page no.
184



	max need	current Allocation	current available	remaining need
	A B C	A B C	A B C	A B C
P ₀	6 5 4	0 3 4	4 3 1	6 2 0
P ₁	3 4 2	2 1 2	6 4 3	1 3 0
P ₂	2 0 4	0 0 2		1 0 2
P ₃	3 2 5	1 2 1		2 0 4

P: P₁ P₀ P₂ P₃ Δ P₁ P₂ P₃ P₀

④ Deadlock detection :-

- ① the Resource are of single instance type :

Run : cycle detection algo



- if all the resource's are of single instance type then the cycle in the RAG is necessary & sufficient condition for occurring of deadlock

- if all the resource are not of single instance type then cycle in RAG is just a necessary condition but not sufficient condition for occurring of deadlock.

(ii) the resources are of multiple instance type:-

	current allocation			current available			Remaining need		
	A	B	C	A	B	C	A	B	C
P ₀	0	1	0	7	0	0	0	0	0
P ₁	2	0	0	0	10	0	2	0	2
P ₂	3	0	3	1	3	1	0	0	0
P ₃	2	1	1	5	2	3	1	0	0
P ₄	0	0	2	7	2	4	0	0	2
				7	2	6			

P₀, P₂, P₃, P₄

- what happens if process P₂ is requesting for additional resource (0, 0, 1)

$$\begin{array}{r} P_2 \\ \text{old: } 000 \\ +001 \text{ (new)} \\ \hline \text{current: } 001 \end{array}$$

	current allocation			current available			Remaining need		
	A	B	C	A	B	C	A	B	C
P ₀	0	1	0	7	0	0	0	0	0
P ₁	2	0	0	0	10	0	2	0	2
P ₂	3	0	3	1	3	1	0	0	0
P ₃	2	1	1	5	2	3	1	0	0
P ₄	0	0	2	7	2	4	0	0	2

P₀ → unsafe → P₁, P₂, P₃, P₄ deadlock

5] Deadlock Recovery



1] killing the process :-

a) kill all the processes which are involved in the deadlock

b) kill one after the other


i) low priority

ii) % of process completion




Kill these 1st as it was just arrived & P₁ is about to complete so kill P₂

iii) # of Resource the process is holding



By kill P₁, 20 resource will be free earlier than killing P₂

W) If Resources the process is requesting



will be killed b/c we don't know when the 20 resource will be free

2) Resource Preemption

- the resource will be preempted from the processes which are involved in the deadlock & that preempted resource will be allocated to some other processes, so that there is a chance of recovering the system from deadlock
- if above condition is followed then there is a possibility for process to go into starvation

3) Ostrich algorithm

→ ignore the deadlock

Note

- All deadlock state is always unsafe but all unsafe may or may not lead to the deadlock

Thread • light weight process

In these situations we may not want to have different processes


- if we have different processes then
 - context switching
 - different add. space

• Thread are about concurrency & parallelism.

↳ concurrent execution on single core system

↳ parallelism on a multi-core system

- X -----
- Context will be less
 - no. of instn will be less
 - faster context switch (CS)



ex. what are the things that threads should not be same?

- Register value
- Stack

should be shared

- ↳ Code
- ↳ data
- ↳ files
- ↳ heap



Context



- might have opened some file
- Some register value
PC, R₁, R₂

- Type of Threads
- ① user level thread


- when we make threads using function call
- we have TCB
(Thread control block)

② Kernel level

- when we make thread using System call
- for each thread we have new PCB (TCB)
- since only kernel can create PCB hence System call is needed



user level thread.





kernel level thread
(Kernel is aware of each thread)

ex. why do we don't want different processes for similar task?

- interprocess communication
- Context switch.

Kernel will see them in



↳ Can we take help from kernel Scheduler to schedule the threads?

NO

↳ I (user) might be having my own preferences to schedules


↳ I can't take help from O.S Scheduler, { need to write my own Schedules }
So how I am supposed to Schedule them?
we have thread library, which has everything

there are libraries to help us.

↳ Scheduler

↳ thread manager.

- Can user level thread run kernel code?
Yes, we can make system call in user thread.



- P_i is running on CPU
- now P_i want to interact I/O device
- (we are moving out P_i from running to some other side)
- we will be having system call
- In that System call there will be instruction (ex. scheduler) that will schedule the O.S Schedule
- OS Schedulers will schedule some other process.


user level thread

advantage

1. it is fast to create (bcz no system call needed)
2. kernel doesn't have to maintain different state of different threads (user code will do it) hence context switching is not needed
using libraries
3. we have our own schedules here.
4. easy & simple to implement
5. required less context & no HW support required


disadvantage

1. not visible to kernel (hence O.S can't make decision about schedule based on available hardware (CPU's)).




OS will put the complete process in the block state

(Taking poor level of scheduling decisions).



② point
Explain
of advantage



- Decreasing order of the cost

- Create a process using fork-exec
- Create kernel level thread
- Create user level thread.

1 > 2 > 3

disadvantage

- If one kernel level thread is performing blocking system call [I/O operation] then another thread will continue the execution.
- possible to overlap I/O & computation inside a process.
- Kernel threads are cheaper than process (But costlier than user threads.)
- Kernel level threads are recognized by OS & work as independent threads.
- Support K-L-T (require H/W support)


ex: The OS provides the illusion that it has its own address space
No, OS doesn't say every thread is having its own heap/code

ex: with kernel-level threads multiple thread from the same process can be scheduled on multiple CPU simultan.

True


ex: user level thread is blocked for I/O then kernel of OS will perform context switching to run another user level thread which is not blocked. False b/c kernel doesn't have any information about user level thread.

- Many-to-one
 - ↳ many user level threads mapped to single kernel thread




↳ If we have only user threads then this (many to one) model is by default.


- One-to-one
 - ↳ Each thread maps to kernel thread



↳ If you have only kernel level thread then it's a default case.



if K_i is running on CPU
then one of the U₁, U₂, U₃
is running
ex. how kernel call
distinguish between these
3 threads?
kernel doesn't even know



S user level thread


③ Kernel level thread

① process

• I/O operation: No process is categorized into two types

i) Synchronous I/O:

- In Synchronous I/O the process performing I/O operation will be placed in the block state till I/O operation is completed
- once I/O operation is completed an ISR will be initiated which bring the process from the block state to Ready state



If large size of I/O is exceeding then all the other process which doesn't required I/O can be run parallelly.

ii) Asynchronous I/O:

- In Asynchronous I/O while initiating the I/O request the handler function will be registered

the process is not placed into block state & it continues to execute the remaining code after initiating the I/O request

- once the I/O operation is completed the signal mechanism is used to notify the process that data is available & register handler funct" will be asynchronously invoked.

Handlers funct"

↳ Details related to I/O operation.

Memory Management

- functionality:- allocating & de allocating the memory to the processes
- goal: Efficient utilization of memory by minimizing the internal & external fragmentation.

Main memory
Physical memory
Primary memory
RAM


- memory -
- ① Byte Addressable
ex: 32KB
 - ② word Addressable
Ex: 32 KW

$$1\text{Byte} = 8\text{bits}$$

$$1\text{word} = ?$$

it can be anything
(it could be mentioned in question)

$2^2 = 4$	$2^6 = 64$	$2^{10} = 1024 \approx 10^3 = 1K$
$2^3 = 8$	$2^7 = 128$	$2^{20} = 1M$
$2^4 = 16$	$2^8 = 256$	$2^{30} = 1G$
$2^5 = 32$	$2^9 = 512$	$2^{40} = 1T$



Capacity of Memory = # of words * word size

$$\text{ex: } 8 * 16\text{bit}$$

$$\Rightarrow 8 * 2B$$

$$\Rightarrow 16\text{ Byte}$$

Ques) consider a system which have no. of words of 512 G each word having 128 bits then what is the capacity of memory in Byte.

$$\Rightarrow 2^9 + 2^{30} * 2^3$$

$$\Rightarrow 2^6 T\text{BilS}$$

$$\Rightarrow \frac{2^6}{2^3} T\text{Byte}$$

$$\Rightarrow 2^3 T\text{B}$$

$$\Rightarrow \boxed{8TB}$$

Ques) consider a system which has 64 m-words & each word has size of 48 bits. Then what is the capacity of memory in bytes.

$$\text{capacity} = 2^6 \times 2^{20} \times 48 \text{ bits}$$

$$= 2^6 \times 2^{20} \times 6 \text{ bytes}$$

Ans

Ques) consider a system where 32 binary bits are used to represented all the word of memory & each word has size of 32 bits then what is the capacity of the memory in Bytes

$$2^{32} \times 32 \text{ bits}$$

$$2^{32} \times 4 \text{ B}$$

$$2^{32} \times 2^2 \text{ B}$$

$$\Rightarrow 16 \text{ GB}$$



RAM Chip Implementation


RAM chip size is 128 B

organize the Main memory Capacity of 16KB

Ques) What is the size of decoder required?

Ques) Draw the memory organization map with the word size of 16 bits

RAM chip size is 128 B




Ques) No. of RAM chip required?


Ques) Draw the memory organization map?

Ques) No. of RAM chip required


$$\rightarrow \frac{16 \text{ KB}}{128 \text{ B}} \rightarrow \frac{2^{14} \times 2^10}{2^7} \rightarrow 128$$



word size
24 bits



16KB memory, with the word size of 8bit.




16KB memory, with the word size of 16 bits

$\frac{128}{2} = 64$ rows
Columns

$$64 \times 2 = 128$$

2 RAM chip size is $256 \times 16\text{bit}$

+ these can't be modified
organize the main memory capacity of 32MB.




$$\frac{32\text{MB}}{256 \times 16\text{bit}}$$

$$\frac{32 \times 1024 \times 8\text{bytes}}{256 \times 16\text{bits}}$$


$$\Rightarrow \frac{25 \times 2^{20} \times 2^3}{2^8} = \frac{2^{23}}{2^8} = 2^{15} = 32768 \text{ bytes}$$

~~we can't write 1MB~~ counting
can't be done in byte so
its 1M



$$\frac{2^{20}}{8} = \frac{2^{20}}{2^3} = 2^{17} \text{ rows}$$

1 word = 1bit



$$\Rightarrow \frac{2^{20}}{16} = \frac{2^{20}}{2^4} = 2^{16} \text{ rows}$$

columns.

3 Ram chip size is 512x2bit

organize the main memory capacity of 16MB

8bit
row
col

i


$$\frac{16MB}{512 \times 2 \text{ bits}} \Rightarrow \frac{16 \times 2^{20} \times 2^3}{2^9 \times 2}$$

$$\Rightarrow 2^7 \times 2^{10}$$

$$\Rightarrow 128K$$

$$\Rightarrow 2^{17}$$


1 word = 2 bits



$$\frac{2^{17}}{2^2} = 2^{15} \text{ rows}$$

16 MB of memory of word size of 4 bits.

iv



16MB of Main memory with word size of 8bit.

$\frac{2^{10}}{2^3} = 2^{10}$ rows
columns


- Loading, Linking & Address Binding:

- Loading
 - Bring the program from 2nd memory to main memory


- Linking

- establishing the linking b/w all the module of all the funcn of the program inorder to continue program execution is called as Linking

- Address Binding



- Loading & Linking are further categorized into 2 type



- Static

- loading the entire program into memory before start of program execution is called as static loading
- inefficient utilization of memory
- program execution will be faster
- if static loading is used a/c static linking will be applied.

- dynamic


- loading the program into memory on demand is known as dynamic loading
- program execution will be slower
- memory utilization is efficient
- if dynamic loading is used a/c dynamic linking will be applied.

* Address Binding (A-B)

Association of program instruction & data to the actual physical memory location called as Address Binding (A-B)



Program = P₁



PC = 10 20 30 40

type of address binding

1) Compile Time A-B

2) Load Time A-B

3) Dynamic A-B or execution time A-B

• Compile Time A-B

→ If the compiler is responsible of performing A-B then it is called as Compile Time A-B

→ these type of address binding is done before loading the program into memory

→ Compiler required to interact with the O.S memory manager to perform compile time A-B

• Load Time A-B

→ these time of A-B is done after loading the program into memory

→ these is done by O.S memory manager [loader].

• Dynamic A-B or Execution Time A-B

→ the A-B will be postponed even after loading the program into memory

→ the program will keep on change the location in the memory till the time of program execution.

→ these type of address binding will be done by processor at the time of program execution

Note

• majority of the O.S practical implement Dynamic loading,
Dynamic linking & Dynamic A-B

ex: UNIX, windows

Memory Management Technique (M.M.T)


Contiguous

- 1) Fixed partition Scheme
- 2) Variable partition Scheme

non contiguous.

- 1) paging
- 2) multilevel paging
- 3) inverted paging
- 4) Segmentation
- 5) Segmented paging

- Fixed partition Scheme :- (may also suffer from external fragmentation)



- In fixed partition schema, memory is divided into fixed no. of partition

- fixed means no. of partition are fixed in the memory

- in every partition only one process can be accommodated

- Degree of multiprogramming is restricted by no. of partition in the memory

- max. size of process is restricted by max. size of partition

- every partition is associated with limit register

Limit Register


① lower limit:

- Starting Address of the partition

② upper limit:

- Ending Address of the partition

- Variable partition scheme:
- In variable partition scheme, initial memory will single continuous free block
- whenever the request by the process arrives all the partition will be made in the memory
- If the smaller process keep on coming then larger partition is divided into smaller partition



- To avoid the problem of external fragmentation the following technique are used.

① Compaction:

- moving all the process to top or towards bottom to make the free available memory in a single continuous space is called compaction
- Compaction is undesirable to implement b/c it interupts all the running processes in the memory

② Implementing non-contiguous M-M-T

**Partition allocation
Method**


- ① First-fit: allocate the process in a partition which is first sufficient partition from top of memory

- ② Best-fit: Allocate the process in a partition which is smallest sufficient among the free available partitions.
 - to find out the smallest sufficient it required to search all the free partition from the memory.

③ Worst-Fit: Allocate the process in a position which is largest sufficient among the free available partition.
to find out the largest sufficient it requires to search all the free partitions in the memory

④ Next Fit: next-fit also works like 1st fit but it will search for the 1st sufficient partition from last allocation point

Ques) Consider the following memory map.




$P_1 \Rightarrow 16KB$

- 1] First Fit : 22KB {from the top
8KB + 12KB}
- 2] Best Fit : 18KB
- 3] Worst Fit : 36KB
- 4] Next Fit : 36KB. {From last allocation point}

Ques) How many successive request of 6KB will be satisfied by using first fit assuming variable partition scheme

19 ?

Ques) Consider the following memory map



The request from the processes are 300KB, 25KB; 125KB, 50KB respectively. The above Request could be satisfied with?

(Assume variable partition scheme)?

- a) Best fit but ^{not} first fit
- b) First fit but ^{not} best fit
- c) both
- d) neither of both

- Paging

1] Logical Address Space (L.A.S)
or Virtual Address Space (V.A.S)

- Represented in the form of words or Byte

Eg:- 512 KB or 512 KB

2] Physical Address Space (P.A.S)

- Represented in the form of word or Byte

Eg:- 64 MB or 64 MB

can find logical address

3] Logical Address (L.A) or
Virtual Address (V.A) (Second memory)

- Represented in the form of bits

Eg:- 32 bit or 42 bit

4] Physical Address (P.A) (main memory)

- Represented in the form of bits

Eg:- 26 bit

L.A > P.A

$$\text{Ques} \quad L.A = 42 \text{ bit}$$

$$L.A.S = 2^{42} \text{ W}$$

$$= 2^7 \times 2^{40} \text{ W}$$

$$= 128 \text{ TWords}$$

$$Q2 \quad L.A.S = 32 \text{ GB}$$

$$L.A = 2^5 \times 2^{30} \text{ W}$$

L.A 35 bit

$$Q3 \quad P.A = 56 \text{ bits}$$

$$P.A.S = 2^{56} \text{ B}$$

$$= 2^6 \times 2^{50} \text{ B}$$

$$= 64 \text{ PB}$$

$$Q4 \quad P.A.S = 512 \text{ MB}$$

$$P.A = 2^9 + 2^{20}$$

$$\Rightarrow 29 \text{ bits.}$$

- technique of mapping CPU generated logical address to physical address is called as paging

$$L.A = 13 \text{ bits}$$

$$P.A = 12 \text{ bits}$$

(Assuming word addressable)


$$L.A.S = 2^{13} = 8 \text{ KW}$$

$$P.A.S = 2^{12} = 4 \text{ KW}$$

$$\text{page size} = 1 \text{ KW}$$

- logical address space (L.A.S) will be divided into equal size pages.

$$\text{no. of pages} = \frac{L.A.S}{\text{page size}} = \frac{8 \text{ KW}}{1 \text{ KW}} = 8$$




- P.A.S will be divided into equal size frame
- page size is always same as frame size

$$\text{Page size} = \text{frame size}$$

$$\text{no. of frames} = \frac{P.A.S}{\text{frame size}} = \frac{4 \text{ KW}}{1 \text{ KW}} = 4$$


* Some of the pages of L.A.S will be brought into P.A.S



Page size = 2^{10}


2^{10}
Just
represent

- * Whenever paging is applied the page table has to be maintained




- * Page table entries definitely contains frame no. bits.

- * Page table is also known as Address Translation table
- * Frame no. bit also known as Translation bits




P: no. of bits required to represent page no. of L.A.S

d: no. of bits required to represent word no. of the page or also known as page offset



F : no. of bit required
to represent frame
no. of P.A.S


$d = \text{no. of bit required}$
 to represent word
 $\frac{\text{no. of bits frame}}{\text{of}}$
 frame of bit



- 3

 - Important point
 - 1. whenever the process is created paging will be applied on the process & page table will be created & the base address of the page table will be stored in the P.S.B (process control block).
 - 2. Paging is w.r.t every process & every process will have its own page table.
 - 3. page table of the process will be stored in the main memory
 - 4. there is no external fragmentation in the paging
 - 5. the internal fragmentation exist in the last page & internal fragmentation in the page is consider as $\frac{P}{2}$ (where P is the page size)
 - 6. maintaining the page table is consider as our overhead to the system
 - 7. window practical follows page size of 4KB

i.e. page table entry



Note

* page table entry definitely contain frame no. bit but some time along with the frame no. it may also contain additional bit like as follow

- * Valid/Invalid bit:
these bit is used to identify whether the page is available or not available in the main memory

* Reference bit

these bit is used to identify whether the page is referred in the last clock cycle or not, how many time page is referred.
(it doesn't have any fixed size)

- * Dirty bit or Modified bit
these bit is used to identify whether the page is modified or not modified by the process will accessing the page as part of execution.

0 (not modified) 1 (modified)

- * page protection bits or permission bits
these bit is used for the protection & security from unauthorized access

ex. lot

about the whole

memory work

thus doing paging

Ques) Consider a system which has a L.A = 27 bits.

$$P.A.S = 2^3 \text{ bits} \Rightarrow 128 \text{ MW}$$

$$P.A.S = 2^4 \text{ bits} = 2 \text{ MW}$$

∴ Page size = 4 KW



$$\text{no. of pages} = \frac{128 \text{ MW}}{4 \text{ KW}} \Rightarrow 32K = 2^5$$

$$\text{no. of frame} = \frac{2 \text{ MW}}{4 \text{ KW}} = 2^3$$

P.A = 21 bits

Page size = 4 KW

memory is word addressable
then calculate no. of page &
no. of frame



Ques) Consider a system which
has no. of pages = 8K &

page size = 16 KB



P.A = 22 bits

& memory is byte
addressable.

then calculate L.A & no. of
frame?

$$P.A.S = 2^{22} \text{ bits} = 4 \text{ MB}$$

$$\text{no. of frame} = \frac{4 \text{ MB}}{16 \text{ KB}} = 2^8$$



$$\begin{aligned}L.A.S &= \# \text{ of page} * \text{page size} \\&= 8K * 16 \text{ KB} \\&\Rightarrow 2^3 * 2^{14} \\&\Rightarrow 2^{22}\end{aligned}$$

Ques) Consider

$$L.A.S = 128 \text{ MW}$$

$$P.A = 24 \text{ bits}$$

memory is

word addressable



P.A.S is divided
into 8K frame

then what is
page size & how
many pages in
the L.A.S

$$L.A = 27 \text{ bits}$$

$$P.A = 24 \text{ bits}$$

$$P.A.S = 16 \text{ MW}$$



$$P.A.S = \frac{16 \text{ MW}}{8 \text{ K}}$$

$$\Rightarrow 2 \text{ KW}$$

$$\begin{aligned}&= \frac{2^{24} \text{ KB}}{2^{13}} = 2^8 \text{ KB} \\&= 2 \text{ KW}\end{aligned}$$

page size = frame size

It is frame
no.

$$\text{no. of pages} = \frac{L.A.S}{\text{page size}} = \frac{128 \text{ MW}}{2 \text{ KW}} = 2^{16} = 64 \text{ K}$$

$$\frac{2^7}{2^4} = 2^3$$

Q) consider a system which have

$$L.A = 32 \text{ bits}$$

$$4 \cdot P.A \cdot S = 64 \text{ MB}$$

$$\text{page size} = 4 \text{ KB}$$


memory is

Byte addressable
then what is the
approximate size
of page table in
Byte.


$$L.A \cdot S = 4 \text{ GB}$$

$$P.A = 26 \text{ bits}$$

$$P.A \cdot S = 64 \text{ MB}$$



$$\text{no. of page} = \frac{L.A}{\text{Page size}} = \frac{4 \text{ GB}}{4 \text{ KB}} = 2^{20}$$



$$\text{page table size} = 2^{20} \times 4 \text{ bytes}$$

$$\Rightarrow 2^{20} \times \frac{1 \text{ KB}}{(8)} \rightarrow 2^2 \text{ B}$$

$$\Rightarrow 2^{20} \times 2 \text{ B}$$

$$\Rightarrow 2 \text{ MB}$$

Q) consider the system

have 4K entries &



$$L.A = 29 \text{ bits}$$

then what is the
no. of pages

P.A , if system
had 512 frames

(memory is
word
addressable)

$$LAS = 512 \text{ MW}$$



$$\frac{512 \text{ M}}{4 \text{ K}}$$

$$2^7 \text{ K}$$

$$\text{no. of pages} = \frac{512 \text{ M}}{4 \text{ K}} = 2^{17}$$

W.B

40

Page: 102

$$L.A = P.A = 2^{16} \text{ Bytes}$$

$$\text{Page size} = 512 \text{ Bytes}$$

$$L.A \cdot S = 64 \text{ KB}$$

$$P.A \cdot S = 64 \text{ KB}$$

$$\text{no. of page} = \frac{64 \text{ KB}}{512 \text{ B}} \rightarrow \frac{2^{16}}{2^9} = 2^7$$

\downarrow
no. of frame

$$P.T.E = 2 \text{ Bytes}$$


1 valid/invalid
bit

1 dirty bit

3 bit for protection

1 bit for
reference

$$P.T.E = 2B < 16 \text{ Bits}$$



$$16 - 13 = 3 \text{ bits}$$

Ques) Consider a system which has L.R.S + S bytes & page size = 'P' byte.
 Page table entire size = 'e' byte
 memory is (Byte addressable)
 then what is the optimal
 value of page size by minimizing
 the memory overhead of maintaining
 the page table size & internal
 fragmentation in the paging.

memory = P.T.S + Internal
 overhead fragmentation
 in paging.

$$\text{no. of page} = \frac{S}{P}$$

$$\Rightarrow \frac{S}{P} * e + \frac{P}{2}$$

$$\Rightarrow \frac{d}{dp} \left(\frac{S}{P} * e + \frac{P}{2} \right) = 0$$

$$\Rightarrow -\frac{S}{P^2} * e + \frac{1}{2} = 0 \quad \Rightarrow P^2 = 2Se$$

$$P = \sqrt{2Se}$$

Performance of
paging

1. main memory access time = 'm'
 page table are stored in the M.M.


then the formula for effective memory access time

$$E.M.A.T = 2m$$

2. the translation lookaside
 buffer (T.L.B) is added
 to improve the performance
 of paging.

3. TLB is a H/W device implemented
 By using associative register

- 4. TLB access time will be very less
 compare to M.M access time
- 5. TLB will be placed before the
 page table
- 6. TLB contains recently
 referred page no. & corresponding
 frame no.



• TLB access time = 'C'

TLB hit ratio = 'x'

then the formula
for E.M.A.T
with TLB

$$E.M.A.T = x[C+m] + (1-x)[C+2m]$$

Ques) consider a system which had M.M.access time = 100ns
& TLB access time = 20ns

if TLB hit ratio = 95%.

then what is E.M.A.T
with TLB & without
TLB.

with
 $TLB = .95[20+100] + .05[20+200]$

$$\Rightarrow .95 \times 120 + .05 \times 220$$

$$\Rightarrow 114 + 11$$

$$\Leftarrow 125 \text{ ns}$$

without TLB:-

$$EMAT = 2 \times 100$$

$$\Rightarrow 200 \text{ ns}$$

Ques) How much hit ratio required to reduce the E.M.P.T from 300ns without TLB to 250ns with TLB
TLB access time = 60ns

$$250 = 300ns \quad \text{misses}$$

$$250 = x(60+60) + (1-x)(60+2m)$$

$$250 = 60x + 150x + 360 - 300m$$

$$150x = 110$$

$$\frac{x=110}{150} = 0.733$$

$$\% \text{ hit ratio} = 73.33$$

Ques) Consider a system which have

L.A of 32 bits

L.A = 32 bits

Page size of L.A.S = 4KB

Memory is word addressable

P.T.E size = 1W.

Then what is page table size.

$$LAS = 2^{32} \text{ bits} = 4GB$$

$$\text{no. of page} = \frac{L.A.S}{\text{page size}} = \frac{4GB}{4KB} = 2^{20}$$

$$P.T.S = 2^{20} * 5W$$

$$\Rightarrow 1MW.$$


Multi-level paging

L.A = 32 bit.

Page size of L.A.S = 4KB

P.T.E size = 1W

$$P.T.S = \frac{2^{32}}{2^{12}} * 5W = 2^{20}W = 1MW$$



$$\text{no. of page in P.T} = \frac{1MW}{4KB} = \frac{2^{20}}{2^{12}} = 2^8 = 256$$

$$\text{no. of page in P.T} = \frac{1MW}{4KB} = \frac{2^{20}}{2^{12}} = 2^8 = 256$$

- to avoid the overhead of maintaining page table of large size for a process the concept of multi-level paging is implemented


- In the multi-level paging the paging will be applied on the page table & instead of bring the entire page table into memory the pages of page table will be brought into memory.

multi level paging :-

paging on one P.T
when P.T size
increases

$$X = B.A \text{ of page of P.T}$$

page size & P.T = 4KB



Ques) consider a system which have 2 level paging applicable.
 page table has divided into 2^k pages & each page is having 4K entries
 (words)
 the P.A.S = 64MB which is divided into 2^k frame
 P.T.E size in both level is 20.
 memory is word addressable

the calculate

- ① Length of L.A: 36bit
- ② length of P.A: 26bits
- ③ 1st level page table size
- ④ 2nd level page table size (page of page table)

P.A.S = 64MB

P.A = 26bits

no. frames = P.A.S.

frame size

no. of pages in page

table = 2^{11} pages

$$\Rightarrow \frac{2^6}{2^{13}} = 2^3 \text{ no. of frames}$$

each page = 2^{12} entries

$$\textcircled{3} \quad \text{P1 level page table} = 2^{P_1} * \text{P.T.E size}$$

$$\Rightarrow 2^{11} * 2^{20}$$


$$2^{12} \times 4Kw = 4Kw$$

$$\text{P.A.S} = 26\text{bit}$$

13	13
F	d

$$\text{L.A.S} = 26 \text{ bits}$$

23	13
P	d




$$\textcircled{4} \quad \text{2nd level page table size} = 2^{P_2} * \text{P.T.E size}$$

(page of P.T.)


$$\Rightarrow 2^{12} * 2^{20}$$

$$\Rightarrow 2^{13} \times 8Kw$$



(Ques) Consider a sys. which has 2-level paging applicable P-T
 memory is byte Addressable P.A.S is 256MB which is
 divided into 64K frame. P.T.E.S in both level is 32bits then
 calculate length of frame size

- ① length of LA : 48bit
- ② length of P.A : 28bit
- ③ 1st level of P.T size : 32K
- ④ 2nd level of P.T size : 16K



④ 2nd level index : $2^{P_2} * \text{P.T.E.size}$

$$\Rightarrow 2^{14} * 32\text{bit}$$


$$\Rightarrow 2^{14} * 4$$

$$\Rightarrow \boxed{16K}$$

$$\begin{aligned} \text{P.A.S} &= 256\text{MB} \\ \text{P.A} &= 2^{28} = 28\text{bits} \end{aligned}$$

$$\text{Framesize} = \frac{\text{P.A.S}}{\text{no. of frames}}$$

$$\begin{aligned} \text{Framesize} &= \frac{256\text{MB}}{64\text{KB}} = 4\text{K} \\ &\approx 2^{12} \text{ bits} \\ &\text{no of frame} \end{aligned}$$



③ 1st level : $2^P_1 * \text{P.T.E.size}$
 Index

$$\Rightarrow 2^{13} * 32\text{bits}$$

$$\frac{32}{8} = 4$$

$$\begin{aligned} &\Rightarrow \boxed{13 * 4\text{Byte}} \\ &\Rightarrow \boxed{2^{15}\text{B}} \Rightarrow 32\text{K} \end{aligned}$$


- performance of '2' level paging.

main memory access time = 'm'

Page table are stored in the MM

then formula for E.M.A.T

- the T.L.B is added to improve the performance of paging
- T.L.B contain recently referred page no. & corresponding page no.



• TLB access time = 'c'

• TLB hit ratio = 'x'

then the formula.

for E.M.A.T,


$$E.M.A.T = x(c+m) + (1-x)(c+3m)$$

'n' level paging

$$E.M.A.T = x(c+m) + (1-x)(c+(n+1)m)$$

* Important point:

1. In the multi-level paging when the paging is applied on the page table then the final page table which we get is called as 1st level page table.
2. In the multi-level paging when the paging is applied on the page table then the 1st level page table entire will contain base address of the 2nd level page table & second level page table entries contain base address of 3rd level P.T & so on...., the final page table entry contain frame no. of actual page.
3. In multi-level paging when paging applied on P.T then whatever ^{the level of} maybe, paging all the P.T (page of page table) will be stored in the M.M (min. one page table at each level).
4. In the multi-level paging when paging applied on the P.T then whatever ^{may be} the level of paging all the page table entries will contain the frame no.
- ? 5. If page size is not mention in the problem the generally page size will be same in all the level.



Ques. 8
page 191
no.
25

32bit virtual address
Page size = 1024B Pages
P.TE = 4B

L.A = 32bit
L.A.S = 4GB
no. of page

LAS
page size

∴
2-level
paging
required

use 8
pte each
page


P.T. Sizel <= Page
size

1st time
paging :- P.T. Size = $\left(\frac{2^{32} B}{2^{10} B}\right) * 4B$

$$\frac{4B}{2^2} \approx 2^2$$

$$= 2^{22} \times 2^2 B = 2^{24} B$$

$$= 16MB$$



$$16MB \leq 2^2 B$$

2nd time
paging :- P.T. Size = $\left(\frac{16MB}{1KB}\right) * 4B \Rightarrow \frac{2^4}{2^10} \times 2^2 B$
 $\Rightarrow 2^6 B = 64KB$

$$64KB \leq 2^2 B$$



3rd time
paging :- P.T. Size = $\left(\frac{64KB}{1KB}\right) * 4B \Rightarrow \frac{2^6}{2^10} \times 2^2 B$

$$\Rightarrow 2^8 B \approx 256B$$

$$256B \leq 2^2 B$$

∴ 1 level page table size

another
method :- L.A = 32 bits page size = 10 bit




to find no. of page's next

no. of page's * PTE = Page table size

of these level. & then dividing
it by page table size will
give you next pagetable
page no.

$$2^{22} * 4 * 8 = 2^{22} * 2^2$$

$$\frac{2^{22}}{2^10} \Rightarrow 2^{14} \text{ entries required}$$



- Total no. of pages table for a process:-

$$(1 + 2^6 + 2^3 * 2^8)$$

- Total memory required to store the page table of the process

$$(1 + 2^6 + 2^3 * 2^8) * 32B$$

Ques) Consider a system which has

$$L.A = 46 \text{ bits}$$

$$P.T.E \text{ size} = 32 \text{ bits} = 4B$$

Byte addressable

O.S uses 3 level paging

For logical to physical address translation & 1st level page table size

If exactly same as page size then what is the page size

$$L.A * S = 64TB$$

$$\text{page size} (xB)$$

1st time paging

$$P.T.size = \left(\frac{2^{46}}{x8} \right) * 4B = \frac{2^{45}}{x} B$$

2nd time paging

$$D.T.size = \left(\frac{\frac{2^{46}}{x} B}{x8} \right) * 4B = \frac{2^{45}}{x^2} B$$

3rd time paging $\Rightarrow P.T.size = \left(\frac{\frac{2^{45}}{x^2} B}{x8} \right) * 4B = \frac{2^{52}}{x^3} B$

\hookrightarrow 1st level P.T. size

1st level paging = page size

$$\frac{162}{x^3} B = 2B$$

$$x^4 = 2^{52}$$

$$x = 2^{13}$$


$$\text{page size} = xB$$

$$= 2^{13} B$$


$$\rightarrow 8KB$$

Inverted paging

- To avoid the overheads maintaining page table for every process, the concept of inverted paging is implemented.
- In the inverted paging only one page table will be maintained for all the processes.
- No. of entries in the inverted page table is same as the no. of frames in the P.A.S.
- The memory required to maintain page table of the processes will be less but the search time for the corresponding page of the process will be more.



④
Inverted P.T.
Frame Table



Page

L.A.

Ques) consider a system which have
 L.A = 34 bits
 P.A = 29 bits
 (Byte addressable)
 & page size = 16KB
 $P.T.E = 8B$

$$L.A.S = 2^{34} \Rightarrow 16GB$$

$$P.A.S = 512MB$$

$$\text{no. of pages} = \frac{L.A.S}{\text{page size}} = \frac{16GB}{16KB} \Rightarrow 2^{20}$$

Then calculate

- ① Conventional page table size
- ② Inverted page table size

$$\textcircled{1} \quad \text{Page table size} = \frac{2^{20} * 8B}{8B} \Rightarrow 8MB$$

$$\textcircled{2} \quad \text{Inverted table size} = \frac{15}{2^{20}} \Rightarrow 256KB$$

W.B 23
 L.A = 32bit
 Page size = 4KB
 $P.A.S = 128KB$
 $P.T.E = 4B$

$$L.A.S = \frac{4GB}{4KB} = \frac{2^{20}}{\text{no. of pages}}$$

$$P.A.S = \frac{128KB}{4KB} = \frac{2^5}{\text{no. of frame.}}$$

$$P.T.SIZE = 2^{20} * 4B$$

$$\text{Inverted page table} = 2^5 * 4B$$

$$\Rightarrow \frac{2^{20} * 4B}{2^5 * 4B}$$

$$\Rightarrow \frac{2^5}{1}$$

$$\Rightarrow 2^5 : 1$$

W.B 5
 L.A - 32 bit
 4KB pages

L.A = 32bit
 P.A = 30bit

$$L.A.S = 2^{32} \Rightarrow 4GB$$

$$P.A.S = 2^{30} \Rightarrow 1GB$$

$$\text{no. of pages} = \frac{4GB}{4KB} = \frac{2^{20}}{\text{page no.}}$$

$$\text{no. of frames} = \frac{1GB}{4KB} = \frac{2^{30}}{2^{12}} \Rightarrow 2^{18}$$

S.P.T size = no. of entries * P.T.E size.

in S.P.T



no. of frame

$$\Rightarrow \left(\frac{2^{30}}{2^{12}}\right) * (PTE + 12 \text{ bits})$$

$$\Rightarrow 2^{18} * (20 \text{ bits} + 12 \text{ bits})$$

$$\Rightarrow 2^{18} * 32 \text{ bits}$$

$$\Rightarrow 2^{18} * 48 \Rightarrow 2^{18} * 2^3 * 8$$

$$\Rightarrow 2^{20} \text{ B}$$

no. of bits in page no

Segmentation

- paging doesn't follow user's view of memory allocation
- to achieve user's view of memory allocation the concept of Segmentation is implemented
- In the segmentation L.A.S will be divided into various segments
- Segment of L.A.S will varies in the size
- Segment of L.A.S will be brought into P.A.S
- L.A.

no. of bit required to represent word no. of segment
no. of bit required to represent Segment no.
Segment offset
- no. of entries = no. of segment in L.A.S


• Segmentation

Why are we doing this? It's segment because length varies from one to another. It is very difficult to choose one segment.

max of all the bit that are in the segments level.

use choose the small one then we can divide it into large one so we take the value of all the bit.

Ques





use choose the small one then we can divide it into large one so we take the value of all the bit.

Ques

Size of segment limit

	0	1	2	3	4	5
0	3600	300	0	0	0	0
1	3900	400	0	0	0	0
2	4000	1000	0	0	0	0
3	5800	200	0	0	0	0
4	1500	1000	0	0	0	0
5	9000	500	0	0	0	0

Segment table



Segments

S₀ to S₅

0 to 5800

0 to 43000

0 to 43000

0 to 5800

copy not
src
dest
not equal

0 to 1000

0 to 1000

Eg: S=3, d=210

Ex: S=3, d=190

$d \ll L$ $210 < 200$ (F)

→ Trap to OS

$d \ll L$ $190 < 200$ (T)

$B-A+d \Rightarrow P.A.S$

$S200 + 190 \rightarrow 5790$


QMP
• Variable size segments are brought from L.A.S to P.A.S. So it is similarly behaving like variable partition scheme hence Segmentation still suffers from external fragmentation.

Segmented paging

L.A = 32 bits

$\langle S, d \rangle = (18, 16)$

Segment size = $2^{16} \times 10^3$
= 64KB




- to avoid the overhead of bringing large size segment to M.M the concept of segmented paging is implemented
- In the segmented paging the paging will be applied on the segment & instead of bringing the entire segment into M.M. the pages of segment will be brought into memory.

$$\text{no. of pages} = \frac{64\text{KB}}{1\text{KB}} = 64$$

- no. of entries in the page table of the segment is same as no. of pages on the segment

Paging on segmentation when segment size increases



Ques) consider a system using segmented paging architecture segment is divided into 1K pages & each page is having 512 entries. the segment no. required is 17 bits. frame no. requires 13 bits. memory is word addressable P.T.E size 24 then calculate

① length of L.A:

② length of P.A:


③ page table size of segment

↓
no of entries * P.T.E size
in the P.T.OF segment

(no. of pages on segment)

$$\Rightarrow 1K \times 2^6$$

$$\Rightarrow 12 \times 10$$



Ques) consider a system using Segmented paging architecture

Segment is divided into 8K pages,

each page is having 2k entries

Segment no. requires 19 bits.

memory is byte addressable

the P.A.S is 512 KB 4

P.T.E size 8 bits.


then calculate

① length of L.A : 43 bits



② length of P.A : 19 bits

③ page table size of segment : $8K \times 8$ bits \Rightarrow 8KB

④ no. of frames in the P.A.S : 8 bits



L.A.S - P.A.S = 2^{16} Byte



L.A.S = 64KB

P.T.E = 2B

P.T size of segment

Segment $\approx 2^{13}$ Byte
size

Page size
of segment $= 2^x B$

\nexists no. of entries
in P.T of segment \approx P.C.C
size

↓
no. of page
on segment

↓
Segment size
Page size

$$\frac{\approx 2^{13} B}{2^x B} \times 2B = 2^{14-x} B$$

P.T size of segment = frame size

$$2^{14-x} B = 2^x B$$

$$2^{14} = 2^x$$



$$2x = 14$$

$$x = 7$$

Page size of segment $\approx 2^x B$

$$\approx 2^7 B$$

$$\approx 128 B.$$



- Virtual memory:

- Virtual memory gives an illusion to the programmer, that the program of larger size than actual physical memory.

Program : 8KB
Size

P-A-S : 4KB


Virtual memory is implemented using

* Demand paging
(Practical implementation)

Demand segmentation

- Demand paging: Loading the page into memory on demand (whenever page fault occurs), is called

as Demand Paging



(Practical possible)

1) L.A > P.A → Reason: it is not possible to satisfy the need of process as it may be larger & so bring the whole process in the P.A. which is not possible practical.

2) CPU → L.A

L.A.S: size of the process

w.r.t to no. of pages,

Initially all are in virtual memory

P.A.S: Actually

n.m allocated
to process w.r.t
no. of frame

allocated to a particular process so that more

no. of process can come [Increasing the degree of multi-programming]

only step which take
more time as we are
moving from 2nd memory to 1st

the size of mm will be less
than secondary memory,
only some space is

* why CPU generates logical address

↳ To execute the whole process which is present in the L.A.S

CPU generates L.A., in order to complete execution of process

CPU definitely requires all the L.A.s of L.A.S

∴ when CPU generates address it generates w.r.t size of process = size of L.A.S

Step ①: the CPU is trying to execute the page in the M.M but the page is not currently present in the P.A.S (this is known as **page fault**. (Valid or invalid bit will be zero).

Step ②: the program execution will be stop & signal will be send to the OS regarding page fault (process will go from running to wait state)

Step ③: OS will search for the required page in the L.A.S (Virtual memory)


Step ④: • the required page will be brought from L.A.S to P.A.S
(from virtual memory to M.M)

• page replacement algo. are used for the decision making of selecting the page for the replacement.

Step ⑤: respective page table entry will be updated [valid/invalid bit & frame no.]

Step ⑥: the signal will be send to the CPU to continue program execution, CPU will access the required page in the M.M & Continue program execution (process will brought from wait state to ready state)

- Demand paging is of 2 type
 - Pure demand paging
 - Initially no page loaded in the P.A.S
 - Pre fetched demand paging (Core-paging)
 - Initially some page loaded in P.A.S



Note

- the main purpose of virtual memory is by allocating less memory to the process. we are trying to execute large size process & more no. of process indirectly we are trying to increase degree of multi-programming
- If the virtual memory is remote from the system the efficient implementation of multi-programming & multi-users are no longer possible.

Page fault Service Time (P.F.S.T)

- the time taken to service the page fault is called as page fault service time
- page fault service time includes the time to perform all the above 6 step

Page fault Service Time = 'S'
(P.F.S.T)

Main memory access time = 'm'
(M.M.A.T)

page fault rate = 'P'

then formula for effective memory access time (EMAT)

page fault time hit time

$$E.M.A.T = P \times S + (1-P) \times M$$

include all time

$$S \gg M$$

ms ns

will be regular

Q) Consider a system which has MMAT = 35ns.

$$PFT = 12.5 \text{ ns}$$

page hit ratio 75%.

$$E.M.A.T = 25 * \frac{12.5}{12.5 + 25} = 7.5 \text{ ns} \Rightarrow 7.5 \text{ ns}$$

w.B
page no. 197
20

$$P.P.S.T = 'S' = (i+)$$

$$M.M.A.T = 'm' = (i)$$

$$\text{page fault Rate} = 'P' = \left(\frac{1}{K}\right)$$

$$EMAT = P \times S + (1-P) \times m$$

$$\Rightarrow \frac{1}{K}(i+3) + \left(1 - \frac{1}{K}\right) * i$$

$$\Rightarrow \frac{i}{K} + \frac{3}{K} + i - \frac{i}{K}$$

$$\Rightarrow i + \frac{3}{K}$$

w.B
page no. 199
Q. 37

$$\Rightarrow \frac{1}{10^6} * 10 \text{ ms} + \left(1 - \frac{1}{10^6}\right) * 20 \text{ ns}$$

$$\Rightarrow \frac{1}{10^6} * 10 * 10^6 \text{ ns} + \left(1 - \frac{1}{10^6}\right) * 20 \text{ ns}$$

$$\Rightarrow 10 \text{ ns} + 19.9999 \text{ ns}$$

$$\Rightarrow 29.9999 \text{ ns} \approx 30 \text{ ns}$$

w.B
page no. 196
13

$$E.M.A.T = \overbrace{P \times S} + (1-P) \times m$$

modified

70%

20ms

not modified

30%

8ms

$$2ms = P(0.7 \times 20 + 0.3 \times 8) + (1-P) \times 8$$

$$P \times 16.4 + 1 - P = 2ms \Rightarrow P = \frac{1}{15.4} = 0.064$$


W.B
Page no.
21

5 = 200ms
M = 10ms
80% references
are found
in the TLB

4 remaining 10% cause
page fault.

$$E.M.A.T = 0.80(0 + 10ms) + 0.20(0 + 0.20 * 200ms + 0.90 * 10ms) = 19.9 \text{ ms}$$

TLB hit ratio TLB time M.M.R.T TLB miss TLB time Page fault P.F.S.T No.P.F M.M.R.S



• page Replacement algorithms:

Reference: 7,0,1,2,0,3,0,4,2,3,0,3,2,1,2,10,1,7,0,2

↑
page no. referred by the
process in the L.A.

Note

no. of frame allocated to the
process is decided by instruction
set architecture

1. FIRST IN FIRST OUT (F.I.F.O):

no. of frames: 4

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	2	7	0	1
					2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1
					1	6	4	1	2	1	1	4	0	0	0	0	0	0	0	0
					0	0	0	0	0	0	4	4	4	4	4	4	4	4	7	7
					7	7	7	7	4	3	3	3	3	3	3	3	3	2	2	2
F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	

Q)

7	0	1	2	0	3	0	4	2	3	0	3	2	1	2	0	1	2	7	0	1
					①	1	2	1	②	0	0	③	3	3	3	④	2	2	2	2
					⑤	0	0	0	⑥	3	3	⑦	2	2	2	⑧	1	1	1	⑨
					⑩	7	7	2	2	2	2	⑪	4	4	4	⑫	0	0	0	⑬
					F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	

(15) //

Q) 1,2,3,4,1,2,5,1,2,3,4,5.

		3	3	3	2	2	2	2	2	4	4
		2	2	2	1	2	1	1	3	3	3
		1	2	4	4	4	5	5	5	5	5
		F	F	F	F	F	F	F	F	F	F

(9) //

		4	4	4	4	4	4	3	3	3
		3	3	3	3	3	3	2	2	2
		2	2	2	2	2	1	1	1	5
		1	2	3	2	1	1	5	5	4
		F	F	F	F	F	F	F	F	F

(10) //

- Belady's anomaly : By increasing the no. of frame to the process no. of page fault should decrease but instead they are increasing as these problem is known as Belady's anomaly.
 - Which all algorithm face Belady's anomaly? & why?
 - Optimal page Replacement : In the event of page fault replace the page which is not used for longest duration of time in future

Total page fault = 8

total page fault = 9

- LRU page replacement: In the event of page fault, the Replace the page which is least recently used

least
recently

SOLUⁿ: - 7, 0, 2, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 3, 2, 0, 2, 7, 0, 2
 - 2, 2, 1, 2, 0

13214

4 frame

Total page fault = ⑤

- MRU Page Replacement: In the event of page fault, replace the page which is most recently used

Frame = 4.


12

frame <3>

44222222201
0304
40

3 + 12

-16-



W-B
Page no.
197

17

Page size = 100 records

Records #	Page #
0-99	0
100-199	1
200-299	2
300-399	3
400-499	4
500-599	5

Address :- 100, 200, 400, 499, 500
520, 560, 320, 220, 240,
280, 320, 370.

Reference String :- 1, 2, 4, 1, 5, 2, 2, 3,

will not
contain
continuous
same
page

1 2 4 1 5 2 2 3
FFFF FFFF F


Note:-

- reference string will never contain continuous

Same page Eg: 1, 2, 3, 4, 1, 4, 3, 2, 1 (X)
2, 2, 3, 4, 1, 3, 2, 1 (✓)


- If there is only one frame allocated to process then every page refer. red w/ be a page fault

Threshing:-



eg:-

- working set model.
- it is based on assumption of locality.
- it uses a working set window.
- idea is to examine recent pages.
- if a page is in active use, it will be in working set window.
- & if it is no longer being used it will be dropped from working set.



Note

- In the initial degree of multiprogramming upto the point of ' λ ' the throughput of the system is very high & the system resources are utilised perfectly.
- If we further increase degree of multiprogramming after the point of ' λ ' the throughput of the system will drastically fall down. The system will spend more time only in the page replacement. The time taken to complete execution of a process will increase. This situation in the system is known as thrashing.

Note

- Working set (t, k) at an instant of time t is the set of pages used by k most recent memory reference in the last t time unit.

• Causes of thrashing

- 1) the high degree of multiprogramming
- 2) Lack of frames (M.M.)

• Recovery of thrashing

- 1) do not allow the system to go into thrashing, instruct the L.T.S (long term scheduler) not to bring process into memory after the point of ' λ '
- 2) if the system is already in the thrashing then instruct the M.T.S (mid term scheduler) to suspend some of the process so that we can recover the system from thrashing.

Ques Consider the system with the following parameters.

CPU utilization $\rightarrow 20\%$.] thrashing

Paging Disk $\rightarrow 90\%$.

then which of the following factor will improve the CPU utilization

Time spent on
Page Replacement.

- a) Install Bigger Disk : NO
- b) Install faster CPU : NO
- c) Increase degree of : NO
multi-programming
- d) Decrease degree of : yes
multi-programming

e) Install more M.M : yes


- NO f) Decrease page size
- g) Increase Page Size

LIKELY

• File System:

File: collection of logically related entities (records).

Attribute: file will have various attribute



* all the attribute of the file is known as context


* file context will be stored in the (F.C.B) (file control block)

* Various operation on the file

- 1) Create
- 2) open
- 3) write
- 4) edit
- 5) delete
- 6) close
- 7) Save
- 8) Save as

- 9) read
- 10) filename
- 11) cut
- 12) copy
- 13) paste
- 14) print
- 15) send/share
- 16) compress

• Type of file




Note

For the better classification of file file will be stored in the directory

Directory Structure

1 Single level directory



* implementation of directory structure is easy & simple


* Two file can't have the same name

* search time for the file will be more

Disadvantage of multi-level directory

* If the same file exist in the two different directory then if one file is updated the other file has to be updated A/C otherwise inconsistency

2 Multi-level directory




* implementation of the directory structure is difficult or complicated




* better classification of the file as per the criteria.

* search time of the file will be less b/c we classified so it will take less time

* Acyclic graph directory



import If the same file exist in two different directory then if one file is updated then other file will be updated automatically by using file sharing concept



Ques) Consider a Disk which has a 16 platters & each platter have 2 surfaces & each surface is divided into 8K track & each track is further divide into 512 sectors & each sectors can store 32 KB data. Then calculate

① Capacity of Disk

② no. of bits required to identify the specific sector of Disk

$$\textcircled{1} \Rightarrow 2^4 \times 2^1 \times 2^3 \times 2^9 \times 2^5 \Rightarrow 2^{42} \Rightarrow 418$$

$$\textcircled{2} \Rightarrow 2^4 \times 2^1 \times 2^3 \times 2^9 \Rightarrow 2^{22}$$

27 bit


DISK SPACE Allocation method

- contiguous allocation:

File	Starting D.B.A	Size	Disk Block Address
abc.doc	2	4	W.H.T to no. of disk Block
xyz.doc	9	5	Offset values are from 0 to 4

1. In the contiguous allocation whenever the file is created these block are allocated in the continuous manner.
2. our file is associated with the 2 parameters (1) Starting D.B.A
(2) Size.
3. It supports both sequential & Random access of file

$$\text{Random} = \text{Starting} + \text{Offset} \\ \text{access} \quad \text{D.B.A}$$



- Disadvantage


1. Increasing the file size may not be possible always.
2. It is suffering from external fragmentation.
3. Internal fragmentation may exist in the last disk block of a file.

Linked allocation (non-contiguous)

File	Starting D.B.A	Ending D.B.A	Ending D.B.A
abc.doc	2	1	
xyz.doc	9	10	

- In the linked allocation whenever the file is created the disk block are allocated in a non-contiguous manner.
- our file is associate with 2 parameters
→ Starting D.B.A → Ending D.B.A

- Increasing the file size is always possible if the free disk block is available.




- There is no external fragmentation.

- Internal fragmentation exist in the last disk block of the file.


- problem of linked allocation (non-contiguous)
- Here is a instead of maintaining the pointer to every disk block
- if the point of any disk block is lost then file will be truncated
- It support only sequential access of the file

Indexed Allocation

File	index node
abc.doc	4



- In the index allocation every file is associated with its own index node
- Index node contains all the disk block address of the file
- It supports both sequential & random access of the file



- There is no external fragmentation but internal fragmentation may exist in the last disk block of the file.
- If the file is very large one disk block may not be sufficient to store all the disk block address (if it happens it becomes linked allocation).
- If the file is very small then it is waste of using entire one disk block to store the disk block address.

Total size of file system (~~or max file size~~)

$$\left[\text{no. of D.B.Ns} + \left(\frac{\text{D.B.size}}{\text{D.B.A}} \right) + \left(\frac{\text{D.B.size}}{\text{D.B.A}} \right)^2 + \dots \right] * \text{D.B.size}$$

+
4
576

no. of single
no. of
indirect
double
indirect
D.B.Ns
D.B.As


File	I-node
27	

- UNIX - 3-node implementation known
(an extension of indirect allocation)

no-dynamic links
presently
pointing
to I-node

Disk Block Size	1
No. of D.B.Ns	4
Location	1
Date & Time	1
Reference Count	1
Owner	1
Data Block	1

no. of single D.B.Ns	1
no. of double D.B.Ns	1
no. of indirect D.B.Ns	1
no. of double indirect D.B.Ns	1
no. of triple indirect D.B.Ns	1



I-Node #27

every I-node has 10
bytes we store data &
some user space addresses

* If we assume Disk Block size = 1 KB

then ① File size(F.S) \geq 10 KB

→ It will be stored in direct DBA's

② F.S $>$ 10 KB → F.S \leq 100 KB


→ First 10 KB will be stored in Direct DBA

→ next 100 KB, will be stored in Single Indirect.

D.B. \times 512B = no. of DBA's one disk block can contain
D.B.A

Ex: D.B. \times 512B = 1KB D.B.A = 32 bits

$$\frac{1KB}{32bits} = \frac{1KB}{4B} = \frac{2^{10}}{2^2} = 2^8 = 256$$



Ques] consider a Unix i-node which is having

Direct DBA = 10

Single indirect = 1

Double " = 1

Triple " = 1

- a) 2GB
- b) 4GB
- c) 8GB
- d) 16GB

Disk Block size (D.B.S) = 1 KB

& D.B. Address = 32 bits

then what is the max file size possible using triple size

$$\left(\frac{D.B.S}{D.B.A} \right)^3 * D.B. size \Rightarrow \left(\frac{1KB}{32bit} \right)^3 * 1KB$$

$$\Rightarrow \left(\frac{2^{10}}{9} \right)^3 * 1KB$$

$$\Rightarrow (2^8)^3 * 1KB$$

$$\Rightarrow 2^{24} KB \Rightarrow \boxed{16GB}$$

Page no. 205
Q6

5-direct ph.

3-single indirect

2-double "

D.B.S = 400B

D.B.A = 10B

$$\Rightarrow \left[5 + 3\left(\frac{400}{10}\right) + 2\left(\frac{400}{10}\right)^2 \right] * 400B$$

$$\Rightarrow 5 + 120 + 3200 + 400B$$

$$\Rightarrow 3325 + 400B$$

$$\Rightarrow 15500000 \text{ byte}$$

- Q7) 10 direct ph.
1 double indirect
1 triple "
1 quadruple "
D.B.S = 1KB

$$\left(\frac{\text{D.B.size}}{\text{D.B.A}}\right)^4 * \text{D.B.size} = 4TB$$

$$\left(\frac{1KB}{xB}\right)^4 * 1KB = 4TB$$

$$\left(\frac{2^{10}}{x}\right)^4 * 2^{10} = 2^2 * 2^{40}$$

$$\frac{2^{40}}{x^4} * 2^{10} = 2^2 * 2^{40}$$

$$x^4 = 2^8$$

$$x^4 = (2^2)^4$$

$$x = 4B \Rightarrow 80, x = 32 \text{ bit}$$

* Disk Free Space Management

size of disk = 20MB

Disk Block size = 2KB

D.B.A = 16 bits

No of disk block


Available on the given disk = $\frac{\text{size of disk}}{\text{D.B.-size}}$

given disk

$$\Rightarrow \frac{20\text{MB}}{2\text{KB}} = \frac{20 \times 2^{10}}{2^10} = 20 \times 2^0$$

$\Rightarrow 20K$

① Free List Approach



- In free list approach some disk block are used to store the free disk

block address.

→ no. of D.B.A's possible to store 'n' D.B

$$\frac{\text{D.B.-size}}{\text{D.B.A}} = \frac{1\text{KB}}{16\text{bits}} = \frac{1\text{KB}}{2^4} = \frac{2^{10}}{2^4} = 2^6 = 64$$

→ 64 D.B.A \longleftrightarrow we can store in 1 D.B

So, to store 20K D.B.A's → ?

$$\frac{20K}{64} \times \frac{2^6}{2^6} = 20 \times 2^0 = 20 //$$


② Bit Map Approach

Free Disk Block:

1	2	3	4	5	6	7	8
1	0	1	1	0	1	0	0
1	1	0	0	1	0	0	0
0	0	0	0	1	1	1	0
0	0	1	0	1	0	0	0
1	1	0	1	1	1	0	1
0	1	1	1	0	1	0	0

Bit map

These also Disk Block only




- In Bit map Approach every disk block will be mapped with 1 binary bit.
- No. of Disk Blocks we can map in 1 KB = 8 KB bits

$$D \cdot B \cdot S \cdot R = 1 \text{ KB} = 1 \text{ K} \times 8 \text{ bits} = 8 \text{ K bits}$$

2) 8K Disk Block \leftarrow we can map in 1 KB
to map 20K Disk Blocks \rightarrow ?

$$\frac{20K}{8K} \times 3 = \frac{20}{8} = 2.5 \times 3$$



W-B
16

Hddisk
Capacity : 400MB
D.B.S = 2KB
D.B.A = 3B


Disk Scheduling

Track Request - 98, 183, 37, 122, 14, 124, 65, 67

Goal: To minimize the avg. seek time of the disk



① First Come First Serve (F.C.F.S)



① Total Track movement made by Read/write headers (seek time):-


$$(98-53) + (183-98) + (183-37) + (122-37) + (122-14) + (124-14) + \\ (124-67) + (67-65) + (67-0) + 103 + 110 + 59 + 2 \Rightarrow 640$$

$$\Rightarrow 640 \text{ ms} \rightarrow \text{Seek Time}$$

Total seek time

② Shortest Seek Time First (S.S.T.F):

Nearest Track next:



Sequence: 98, 183, 37, 122, 14, 124
65, 67

- Total track movement by Read/write headers


$$(67-53) + (67-14) + (183-14)$$

$$14 + 53 + 169$$

$$\Rightarrow 67 + 169$$

$$\Rightarrow 236 //$$

③ SCAN:- (elevator): need to specify direction



Total track movement by Reading/Write headers

$$(199-53) + (199-14) \Rightarrow 331 \text{ if it move right}$$

$$(53-0) + (183-0) = 236 \text{ if it move left}$$


Sequence: 98, 183, 37, 122, 14, 124, 65, 67

Assuming: it moving in right direction

-ve left direction +ve right direction

* C-SCAN:

↓
Circular




Total track movement

Made by R/W header:-

$$(109 - 53) + (109 - 0) + (37 - 0)$$

$$\Rightarrow 382$$

- * LOOK: (Look for last pending request in the direction of R/W headers)



Sequence: 92, 125, 123, 124, 122, 14, 65, 67

Total Track movement
made by R/W header


$$(123 - 53) + (123 - 14)$$

$$\Rightarrow 130 + 109$$

$$\Rightarrow 239$$

* C-LOOK:

↓
Circular



Total track movement
made by R/W header

$$(123 - 53) + (123 - 14)$$

$$+ (63 - 14)$$

$$\Rightarrow 209 + 23$$

$$\Rightarrow 322$$

5:12

10 direct pointers

One single

One double

One triple

Disk block size: 1KByte

Disk Block address: 32bit

48bit integer is used

max. possible file size?

$$\text{max. file size} = \left[10 + (2^7) + (2^7)^2 + (2^7)^3 \right] * 1024B$$

$$\Rightarrow \left[10 + 2^7 + 2^{14} + 2^{21} \right] * 2^{10}B$$

~~2048B~~ ^{2048B}
 highest effect overall

$$\Rightarrow 2^{24} * 2^{10}$$

$$\Rightarrow 2^{34}B$$

$$\Rightarrow \frac{DB\ S}{DBA} = \frac{2^{10} \times 8B}{2^5 B}$$

$$\Rightarrow \frac{2^{13}}{2^5} = 2^8$$

5:14

Data block size: 1024Byte

10 direct

1 single indirect

1 double indirect

1 triple indirect

each block can

contain address for

128 blocks.

D.B.S = no. of Disk Block address
D.B.A = store inside one block



$$\text{max. file size} = \left[10 + (2^7) + (2^7)^2 + (2^7)^3 \right] * 1024B$$

$$\Rightarrow \left(10 + 2^7 + 2^{14} + 2^{21} \right) * 2^{10}B$$

$$\Rightarrow (10 + 2^{21}) 2^{10}$$

$$\Rightarrow 2^{31}$$

$\Rightarrow 2GB$ (approx.)

5.23

300 GB disk
use described with
8 direct
1 indirect
1 double indirect

$$D \cdot B \cdot S = 128B$$

$$D \cdot B \cdot A = 8B$$

max. possible filesize

$$\left(\frac{D \cdot B \cdot S}{D \cdot B \cdot A}\right) = \left(\frac{128B}{8B}\right) = \frac{2^7}{2^3} = 2^4$$

$$\text{max file size} = \left[8 + (2^4) + (2^4)^2 \right] * 128B$$

$$= 8 + 2^4 + 2^8 * 2^7$$

$$\Rightarrow 27B (2^3 + 2^4 + 2^5)$$

$$\Rightarrow 2^{10}B + 2^{11}B + 2^{15}B$$

$$\Rightarrow 32KB + 2KB + 1KB$$

$$\Rightarrow 35KB$$

5.30

12 direct
1 single
1 double indirect

$$D \cdot B \cdot S = 4KB$$

$$D \cdot B \cdot A = \underline{32\text{bit long}}$$

max. file size

$$\left(\frac{D \cdot B \cdot S}{D \cdot B \cdot A}\right) = \frac{4KB}{32\text{bit}} \Rightarrow \frac{2^{11} * 2^3}{2^5 \text{bit}} = \frac{2^9}{\cancel{2^5}} = \frac{512}{512}$$

$$\text{max file size} = \left[12 + (2^9) + (2^9)^2 \right] * 4KB$$

$$\Rightarrow (12 + 2^9 + 2^{18}) * 2^1 B$$

wrong

$$\frac{DB \cdot S}{DB \cdot A} = \frac{4KB}{4B} \Rightarrow 2^0$$

$$\text{max file size} = \left[12 + (2^{10}) + (2^{10})^2 \right] * 4KB$$

$$\Rightarrow (12 + 2^{10} + 2^{20}) * 2^{11} B$$

* Buddy System:

1. In the buddy system initially the memory will be single continuous free block.
2. whenever the request by the process arrives then memory will be divided into "2 half block"
3. if the request by the process is too small then lower block of the memory is further divided into "two half block" again
4. in the buddy system the memory will be allocated from lower block to higher block



W.B
Page no:
189
Q3

higher
↓

128K	256K	512K	128K	128	128
80K	160K	120K	150K	90K	(50K)
128	128			64	64
256	256	256	256	256	256

1MB memory using buddy System

Request: 50K, 150K, 90K, 130K, 70K
80K, 120K, 180K, 60K. lower ↓



after the arrival of P, the memory of 128MB is divided into 2 half 64MB, 64MB further P is still small so again it is divided into 32MB, 32MB but now we can't further divide it as if we divide the value become 16MB, 16MB & P can't be stored there.

P, will be located at the lower & any other process which comes will be put higher; ie we go lower to higher

so, 120K is the 1st to fail due to lack of resource

4]

256K


32	32
Free	Free
64	64
35K	25K
64	64
	128
50K	
64	

32K & 64K are left free

22) Given address:

0x304F48AC5345

 $(0011 \ 0100 \ 0101)_2$
 \downarrow
 (837)



23) Read the 4th
imp. Point in
Multi-level
paging.

$P.A = 36\text{bit}$

Page size = 4KB

$\# \text{ of frame} = \frac{2^{26}}{2^{12}} = 2^4$

24, 24/24

32) 2 level Paging with TLB

$L.A = 32\text{bit}$

Memory access time = 100ns


TLB access time = 15ns

P.T.E at 1st level = 2Byte

$4 \quad 2^n \text{ level} = 4\text{Byte}$

Page table divide into 512 pages

4 each page size = 1K.



1st level + 2nd level P.T
PT size size

$\Rightarrow 2^{P_1} * \text{PTE} + 2^{P_2} * \text{PTE}$

$\Rightarrow 2^9 * 28 + 2^{10} * 48$

$\Rightarrow 1\text{KB} + 4\text{KB}$

5KB

33) TLB = 95% hit ratio

Link to above question

$$E.M.A.T = .95(15\text{ns} + 100\text{ns}) + .05(15\text{ns} + 3 \times 100\text{ns})$$

$$\Rightarrow .95 \times 115\text{ns} + 0.05 \times 315\text{ns}$$

$$\Rightarrow 109.25 + 15.75$$

$$125\text{ns}$$

34)

L.A = 32bit

Page Size = 4KB

P.B = 29bit

Page fault rate = 2%

Page fault service = ~~20ms~~ millisecond

4 memory access time is: 2 microsec.

PTE contain

1 valid/invalid bit

1 reference bit

1 modified bit


3 bit for page for protection

if PTE is multiple of 3 byte


approx. PTSIZE &

E.M.A.T

Magnetic Disk



physically stored



If you want
to perform
some action
then fetch it
in RAM
main memory

Conceptual Schema



Structure


Performance

Disk scheduling Algo

CPU → Closest memory to CPU
every action/execution
is done by CPU

is cache
memory

CPU - memory
CPU has its
own memory
(Registers)
(fastest)



Disk

(Secondary / permanent
memory)

(Non-volatile
Storage)

↓
if power goes
still data
remain intact

main memory } physical Devices

DISK

mostly we study it in
logical way b/c every
cell has same access
time

we care
about physical
Structure of Disk
because Different
Sectors have Different
Access time

main memory (RAM)

• SRAM, DRAM

bits are stored in form
of charge

• Random access


Magnetic Disk

• bits are stored in form of
magnetic poles

N
S

• Random Access

• Smallest unit in Disk is Sector
for Read & write



arm assembly

- all the head will move simultaneously but only one of them will Read or write at any point of time
- outermost cylinder (cylinder -0)


does head touch the surface?

- no, there is a gap (microgap) otherwise there will be fire it will corrupt it
- R/W is happening with the help of magnetism.

Reason for gap

- ① Due to magnetism if u don't keep the gap then data will corrupt
- ② There can be miss alignment of head if no gap

} gap is created using magnetism




① Putting R/w head on desired track
seek time

② Rotate starting point of desired
Sectors under R/w head.
Rotational latency



③ Rotate complete desired sector
under R/w head: Transfer time



Block → Some consecutive sectors
(property of DBMS)
(not a property of disk)

→ will decides how many
consecutive sectors to be
considered as one block.

every sector will contain
same amount of data
(in every track/platter)

• If you are close to to spindle
then you will have a
small sector gap, & if
far from spindle then
you will have more
sector

[waste of space but easy
to manage]


Sector Size → property of disk
(can't change)

size of disk block

→ can be set when
disk is initialized as a
multiple of the sector
size.

Cylinder → A cylinder contains
one track per platter surface

• A particular sector



• In any sectors, Apart
from the Actual data,
every extra info is
called Disk formatting
& formatted data.

→ To check whether Sector Data is
correct or not

- Capacity of a disk

- Capacity of a disk

ex: How much data can we save on a disk

$$\text{Capacity} = \text{Radius} \times \pi \times \text{track width} \times \# \text{tracks}$$

platters x 2 (Recording Surface)

$\times \# \text{tracks/} \text{Surface} \quad \times \# \text{Sectors/} \text{Track} \quad \times \text{Sector Size}$

~~class/~~ ~~sections~~
~~tracks~~ size

#Savoye

#cylinder #track per surface

- Disk performance parameters
 - access time for
particular sectors

Seek time + Rotational latency + transfer time.

- ### Disk access time

~~Seek + Rotational latency~~

- Throughput or Data transfer Rate.

Data per second can we read/write
(Byte)

- ex:
1000 cylinder, 10 sectors/track

- Head Assembly At cylinders 0.

Initially

- Head move 1045/cylinder

- Disk rotate 100 times/second

- * Controller, Bus perfect, no previous Request

Aug. Time to Read A

Randomly chosen byte is. It can be anywhere

① Seek him

↳ Avg. seek time

0 1 2 9 9 9


→ → → → →

Initially Aug. = 500


$$\text{So, } 500 \times 10^{-3} = 5 \text{ ms}$$

② Rotational latency

Best case: no rotation



- worst case: one whole rotation



- avg. case: half rotation

Rotational latency

→ Avg. RL: $\frac{1}{2}$ (Time taken
for one
Rotation)

$$\Rightarrow \frac{1}{2} \times 10\text{ms}$$

Avg. RL

1sec → 100 Rotation

$$1\text{rotation} \rightarrow \frac{1}{100} \text{ sec} = \frac{10^{-3}}{10^{-3} \times 100} = 10\text{ms}$$

③ transfer time (one sector)

Given: 10 sectors per track

Read one track → 1 Rotation: 10ms

Read 10 sectors → 10ms

Read 1 sector → 1ms

Read Random byte:

$$\begin{aligned} \text{Total Time: } & \text{Avg. Seek Time} + \text{Avg. RL Time} + \text{Transfer Time} \\ & \Rightarrow 5\text{ms} + 5\text{ms} + 1\text{ms} \Rightarrow 11\text{ms} \end{aligned}$$

(note)

• we consider Avg. Seek time usually / Avg. RL

• given in question that Seek time means Avg. Seek time

• assume Avg. time to Read A Byte on cylinder '5' is

$$\text{Seek time: } 5 \times 10\text{ms} = 50\text{ms} = 0.05\text{ms}$$

$$\text{Avg. Rotational latency: } \frac{10\text{ms}}{2} = 5\text{ms}$$

Transfer time: 1ms per sector

$$\text{Total time: } 6\text{ms} + 0.05\text{ms} = 6.05\text{ms}$$

ex:
Sector size: 512B
2000 track/surface
50 sectors/track
5 double sided platters
avg. seek time 10ms

(i) track capacity in Byte
sectors/track \times sector size
 $\Rightarrow 50 \times 512B$
 $\Rightarrow 25,600B$

(ii) surface capacity
tracks/surface \times track size
 $\Rightarrow 2000 \times 50 \times 512B$

(iii) disk capacity
Surface \times # Surface capacity
 $\Rightarrow 2000 \times 50 \times 512 \times 10B$

(2) no. of cylinders:
track/surface
 $\Rightarrow 2000$

(3) give ex. of valid B.S. is 256 valid B.S?
2048?

B.S = $n \times$ Sector size
 \downarrow
 $\{ n \in \text{Natural no.} \}$

so, $n \times 512B$

~~now $4 \times 512 = 256$~~ ✓
 $4 \times 512 = 2048$ ✓

(4) max. Rotational delay
in disk platters rotate 5400 rpm

Rotation speed: 5400 RPM
 \downarrow minute
Rotation

b/c these don't do.
Aprox. $\frac{11.11}{2}$ X these

60sec \rightarrow 5400 Rotations

$\frac{60}{5400}$ sec \leftarrow 1 Rotation

1 Rotation $\rightarrow \frac{60}{5400} \text{ sec} \times \frac{10^3 \text{ ms}}{10^3}$

$\rightarrow \frac{60 \times 10^3}{5400} \text{ ms}$

$\rightarrow 11.11 \text{ ms.}$

Aug. Rotat. Delay

$$\Rightarrow \frac{\left(\frac{60}{54}\right) \text{ ms}}{2}$$

⑥ one track of data can be transferred per revolution | then what is transfer rate
 $\# \text{Byte/sec}$

1 Rotation → $\frac{6000}{54} \text{ ms}$ → one track Data
 $\frac{50 \times 512 \text{ B}}{50 \times 512 \text{ B}}$

$$\begin{aligned} \text{in } \frac{6000 \text{ ms}}{54} &\rightarrow 50 \times 512 \text{ B} \\ \Rightarrow 1 \text{ sec} &\rightarrow \frac{50 \times 512 \times 54}{600 \times 10^3} \\ &\Rightarrow 2250 \text{ kB/sec} \end{aligned}$$

ex:

6 platters,

advertised avg. seek time: 4ms

rotation speed: 15,000 rpm

512B sectors with
500 sectors / track

track to track to access
time is 2ms

read a file consisting of
2500 sectors. for a
1.28 MB.

total time for the transfer.

Total time: 4ms + $5 \times 2 \text{ ms}$
 $+ 5 \times \text{one rotation time}$


$$\Rightarrow 4 + 10 + 5 \times 4 \text{ ms}$$

$$\Rightarrow 34 \text{ ms}$$

$$1 \text{ rotation} \rightarrow \frac{60 \text{ sec}}{15000} = \frac{60000}{15000} \text{ ms}$$

$$\Rightarrow 4 \text{ ms}$$

- i) Assume that the file is stored consecutively on a cylinder (5 surface)
 500 sectors per track
 file: 2500 sectors \Rightarrow in a single cylinder.




Total time:
 Seek time once \downarrow + 5xAvg. RL
 b/c once you bit R/w head + 5xone Track Transfer time

then consecutively
 it will be for other platter too

so you don't have to move it again

Ex. Assume that the file is stored consecutively on a surface (3 track)

file : 2500 ; 500 sectors/track
Sector



Total time : Single Surface

$$\Rightarrow 8\text{ms} + 5 \times \text{Avg. RL} + 5 \times \text{Transf. Time}$$

$$\Rightarrow 8\text{ms} + 5 \times 2 + 5 \times 4$$

$$\Rightarrow 38\text{ms}$$

$$4\text{ms.} + 4 \times (2\text{ms})$$

Track to track

1st seek time

will be

Avg.

$$\Rightarrow 8\text{ms}$$

Ex. Assume that the file is stored randomly in sectors throughout the disk

file → 2500 sectors → Random sectors

$$\Rightarrow 2500 \times [4\text{ms} + 2\text{ms} + 4\text{ms}] \quad \Rightarrow 2500 \times 6.008\text{ms}$$

$$\Rightarrow 15.02\text{sec}$$

⇒ 15.00sec. (huge time)

- it is clear that the order in which sectors are read from the disk has a tremendous effect on its performance

Closeness of sectors

Two Sectors: Decreasing order of closeness

① Same track → Single Rotation

② Same cylinder → Single seek

③ Adjacent cylinders → Seek time less

Data is stored:

- ① single sectors
- ② single track
- ③ single cylinder
- ④ next cylinders

Sectors Addressing

two type

- ① LBA (Logical block addressing)
↳ integers

By Default Track no starts at 0,

track 0 is the outermost

& highest track is next to spindle

ex: 3 platters

6 Recording Surface

3 cylinders

4 sectors/track

Sectors will have
Address

#Surface = #heads

Start count from 0:

Benefits:

0

1

2

3


4

5

→ before it
How many? = 4 no.

- ② CHS (cylinder-head-sector)

(C, H, S)



how many
cylinders

C0

C1


C2

C3

C4


→ 3 cylinders

so here
we don't
have to
waste time
on subtracks



Base
100

Time waste
100 + (4 - 1) * 4



Base
100

100 + 3 * 4

LBA	(C, H, S)
Other	(0, 0, 0)
1 st	(0, 0, 1)
2 nd	(0, 0, 2)
3 rd	(0, 0, 3)
4 th	(0, 1, 0)
5 th	(0, 1, 1)
6 th	(0, 1, 2)
7 th	(0, 1, 3)
8 th	(0, 2, 0)
⋮	⋮
23 rd	(23, 0, 0)

Stay in some cylinders

- when count starts from 0
- (8) no. of hole things have gone then you are at holey
- if you are at holey then 4 hole have gone
- ex. if no. of sectors things have gone then you are at sectors 4
- if you are at sectors 4 then 4 sectors have gone

How many cylinders gone? = $\frac{1}{\downarrow} \rightarrow C_6$

How many sectors gone
 $\Rightarrow 6 \times 4 = 24$

24 SECTORS

[0, 23] gone

ex. $\langle 2, 3, 2 \rangle \rightarrow \text{LBA}$

$\cancel{2}$ cylinders
gone (C_0, C_1)

$$\Rightarrow \# \text{ sectors gone} \\ \Rightarrow 24 + 24 = 48 \text{ sectors} \\ (0 - 47) \text{ gone}$$

3 surfaces gone in C_2

$$\Rightarrow \# \text{ sectors gone} \\ 3 \times 4 = 12 \text{ sectors} \\ \text{gone}$$

2 sectors gone
 $(0, 1, 2)$

Total how many sectors gone $\Rightarrow 48 + 12 = 60$
 $\Rightarrow 62^{\text{th}}$ sectors
 $[0 - 61]$ gone

ex. LBA: 35th sector $\rightarrow \langle 0, 1, 5 \rangle ?$

1 cylinder: 24 sectors $\left| \frac{35}{24} \right| = 1 \text{ cylinder gone.}$
 $[6]$

I am at C_1

In C_1 how many surfaces gone $\left[\frac{11}{4} \right] = 2 \text{ surfaces of } C_1 \text{ gone}$

I am at $C_1, S_2, 3 \quad \langle 1, 2, 3 \rangle$

formula: only if counting start from 0th
 $(C, h, S) \rightarrow LBA?$


$$\# \text{sectors per cylinder} = n_c$$

$$\# \text{sectors per track} = n_t$$

$$(C, h, S) = [Cn_t + h]n_c + S$$


LBA $\rightarrow (C, h, S) ?$

35th sec



$$35 - 24 \times C \quad \text{Remainder} \\ 11 - 4 \times h \quad \text{Remainder} \\ 3 \quad S = 3$$

LBA $\rightarrow (C, h, S)$ final Remained



ex: when we have sector R/W requests from many process, what matters most to improve performance?

- usually (in Harddrive) head movement is slower than rotation speed.

Seek time \gg Rotational latency
 min. the overall seek time

are almost same

- ① Total seek time
 - ② Total Rotational latency
 - ③ Actual data transfer time
- Depend on speed of rotation
- 1 Rotation Transfer one track

ex: Sector R/W Request from many process, what matters most to improve performance?


- ④ their cylinder no.
- ⑤ their surface no.
- ⑥ It is Read Request or it is write request.

- Disk scheduling Algo. only want cylinders
- But process want to access sectors.


- problem in SSTF : starvation possible.
disk queue, request will keep coming.

initially 50

Disk Queue: Request will keep coming
 Initially (5) Queue: 10, 30, 35, 50, 40 → Keep coming



- Disadvantage of Sample Map.



ex. which Scheduling Algo. is best

FCFS < (SSTF, SCAN, C-SCAN, LOOK, C-LOOK)

non-comparable.

Implement Scan → look better than

C-scan C-scan better than
implies as


Memory Management

Problem:
we have 2 program
& one memory



if compiler assume
that any program
start address is '0'
then we can't have
2 program at same
time in M:M

Save / Store



Note



- until the word virtual memory come's we are assuming that whole process is in M:M
- in the current model the process size is fixed

- compiler should not generate the physical address, whatever it generate we will relocate it

one way to achieve
this is to relocate
program at different
address.


Point to rem

- process is contiguously stored in M:M
- process start from "base" address → decide by O.S (Allocation method)
- each process has its own base address
- Base address is maintained in H/W register called **base register**
- we can store process Base address into PCB
- at time of context switch we will (just like other registers) load base register value corresponding to the particular process.



- Base & Bound
unable to provide protection
So we need "Bound"
- Limit register

- 2 h/w register : Base & bound
+ providing protection
 - A process can only access physical memory in $[base, base+bound]$
 - On Context switch
we need to save/restore both registers
- process size not included




Advantages

- Provide protection
- Support dynamic relocation
- Simple / inexpensive / fast H/w implem.
- Simple context switch logic.

disadvantage

- each process must be allocated contiguously in physical memory




Segmentation

Idea
we will divide into
some chunk &
store chunks
independently in MM
*(we are not saying
hard disk)
currently*


- point's
- split each process logical address space into multiple segments & store in MM at non contiguous location
- variable sized area
- Base & Bound: 1 segment per process
- Segmentation: many segments per process


- Segment Map (store in MM)
 - one per process
 - hold base & bound registers permission for each segment
- Context switch
 - save / restore table / pointers to table in kernel memory



STBR
(segment table : for every process value will be different
Base register)

Seg. No.	Base	Bound
1		
2		
3		






- Segment size are fixed
- | | | |
|------|-------|------|
| Code | Stack | Heap |
|------|-------|------|
- are dynamic

at runtime the size of segment may change than what we initially thought

- Problem in Segmentation:
- what if process need more memory?



Solutn can be that you can either move P_2 forward or P_1 backward a bit so there is no overlap

due to malloc
heap want more
due to which it may overlap to other process

- ## 2. External fragmentation.
- total space is enough
but not contiguous.

- ## 3. scanning over free chunk's to see if we can put segment here

one of the solution to these is moving all free location to one side & allocate to one site but it's just overhead (wasting time)
(Know as compaction)

Summary so far


- only base reg.
 - No protection
 - Cont. memory needed
 - external frag.

- Base + Bound
 - protection
 - Cont. memory needed
 - external frag.

→ Segmentation
(multiple base & bound)

- protection
 - cont. mem. needed
 - external frag.
- Seg. size is fix but heap/stack are not fixed.


- what if we keep all the segment to be equal size.



- paging doesn't have external fragmentation
 - why so imp. now?
 - ↳ It is wastage of space & time
- Relocation of free partition will save space but will waste time



Paging

- divide content into fixed-sized pages.
- Solve problem of external fragmentation
- Solve the internal fragmentation problem by making the units small



$$\text{no. of Page's} \Rightarrow \frac{1024}{8} = 128 \text{ page}$$

• page table is created/maintained by O.S




ex. Suppose
L.A.S : 1024B

P.S : 8B

Page table is given




Logical \rightarrow physical
905 \rightarrow ??

Page no.	Frame no.
0	3
1	6
:	
113	10
127	



CPU Say's 905
logical $\rightarrow \frac{905}{8} = 113\text{-XX}$
page size

so. Page no. = 113



page no. 608 L.A. 3

$\frac{g}{g_0} \Rightarrow 1$ (page no)

offset from LA^{eq}

9%.8 \Rightarrow 2 \text{ set}

Physical address : frame no. \times frame size + offset

- size to power of 2

$$1KB = 2^{10} B \rightarrow 10^3$$

$$1MB = 2^{20} B \rightarrow 10^6$$

$$16.8 \pm 2.8^{\circ}B \rightarrow 10^9$$

$$1TB = 2^{40} B$$

When we measure data transfer speed (in CN course)

Binary
807: (1100100)111


Binatsu

Decimal

Page: x³ + offset

must
be 100
(page
no.)

append
3 zero and
add offset



ex: page table

Virtual page no.	frame no.
0	3
1	10
2	9
3	2
4	0

Page size: 1024B

• convert virtual address into physical address

(a) 697 page no.
 $\frac{697}{1024} = 0.\underline{xx}$

real address:
 $3 \times 1024 + 697$
frame no. $\Rightarrow 3769$

(b) 1054
 $\frac{1054}{1024} = 1.\underline{xx}$ real address

$$10 \times 1024 + 30 = 10270$$

frame no. corresponding to page no

(c) given physical address: 2075 $\xrightarrow{\text{convert to}} \text{virtual address}$


so, $\frac{2075}{1024} = 2.\underline{xx}$ so frame no. 2 & offset 27
 $2075 \% 1024$

frame 2 is mapped to virtual page 3

so, virtual address: $3 \times 1024 + 27 = 3099$

Point to remember

- Each user has a page table
- page table contain an entry for each user's page



Page translation exercise

ex: V.A: 8bit, P.A: 10bit

P.S: 64B

$$\begin{array}{l} \leftarrow 2^6 \text{Byte} \\ \Rightarrow 6 \text{bit} \end{array}$$

V.A: 8bit

2bit : 6bit

Page no

P.A: 10bit

4bit : 6bit

frame no

- (a) no. of virtual page? $2^8 = 256$
- (b) no. of physical page? $2^4 = 16$
- (c) no. of entries in page table: one entry for each page
so, $2^8 = 256$

(d) given page table {2, 5, 1, 8}
what's the physical address
for virtual address 241?

Decimal: $\frac{241}{64} = 3$

Offset: $241 \% 64 = 49$

$$\begin{array}{l} \text{so, } 3 * 64 + 49 \\ \text{Page no.} \quad \text{Offset} \end{array}$$

replace by frame no.

$$3 * 64 + 49 = 561 \rightarrow \text{physical address}$$

Page table

0	2
1	5
2	1
3	8

Binary: $241 = 11 | 110001$


↑ ↓
page no. offset


physical address $1000 | 110001 \rightarrow 561$

↑ ↓
frame no. offset

so, page no. \Rightarrow corresponding to ③ as page no.
the frame no. is ⑧

Address translation in the hardware (MMU) for flat page table





- other PTE info
- valid bit
- protection bit
- present bit
- Referenced bit
- Dirty bit

Ex: PA: 4 | 6 LA 2 | 6

no. of entries in page table: $2^4 = 16$

size of the page

table: size of one entry \times no. of entries

(Given) $\Rightarrow 4 \times 4 = 16$ bit
P.T.E size: 2B

≈ 28

Page table size: $28 \times 4 = 88$

Complete PTE


frame no.	Valid	Protection Rlwix	Referenced	Dirty	Indicate
whether the particular translation is valid or not	whether the page has read/written/executed or not	Indicate that a page has been accessed or not	whether the page has been modified since it was brought into memory or not		

- present bit: whether this page is in physical memory or on disk or not (swapped out)

Synonyms:

- Valid bit == present bit
- Dirty bit == Modified bit
- Referenced == Accessed bit

- Suppose there are multiple process in paging system. Suppose no process is sharing any data with other process. If it possible for some V.A of 2 different process we get same frame no?



even though LA is same
still PA is different b/c
page will be mapped
to different frames.

ex: Virtual memory with paging

$$L.A = P.A \text{ is } 20\text{bit}$$

$$P.S.: 4KB$$

Page Table	
Page no.	P.A
0	frame no.: 0x00788
1	0x00249
2	0x0023t
3	0x00ace
4	0x00bcd

32bit
20bit | 12bit

i) virtual address \rightarrow physical address.

$$\textcircled{a} \quad 0x000001a60 \\ 20\text{bit} \quad 12\text{bit}$$

$$\downarrow \\ 0x00249 ; a60 \quad \text{P.A}$$

ii) physical \rightarrow virtual address

$$\textcircled{b} \quad 0x00ace ; ff6$$

$$\downarrow \\ 0x00003 ; ff6 \quad \text{L.A}$$

ex: V.A(L.A); 1GB
P.S.: 1KB; 2^{10}B

PTE hold valid

& page-frame no.

max of 2^5 physical page

(32MB physical memory
can be addressed at
most)

$$VA: \quad \begin{array}{|c|c|} \hline 30\text{bit} & \\ \hline 20 & 10 \\ \hline \end{array}$$

$$PA: \quad \begin{array}{|c|c|} \hline 15 & 10 \\ \hline \end{array}$$

$$PTE: \quad \begin{array}{|c|c|} \hline \text{frame no.} & \text{valid} \\ \hline \end{array}$$

Page Table: $2^{20} \times (15+1)\text{bit}$

$$\Rightarrow 2^{20} \times 2^8 = 2^{28}\text{B}$$

$\Rightarrow 2\text{MB}$
for 1 processes


if 100 processes,

$$2\text{MB} \times 100$$


$$\Rightarrow 200\text{MB}$$

How much memory is used
for page table, when there are
100 processes running in the system

Virtual memory



If we maintain page table for the entire process then it will be too big.



- So you will have many invalid page's (although it's invalid we are still keeping them) problem space is wasted

- not a good idea to maintain invalid entries

- why are page table so large?

Even though the process is small (358)

but page table: 4MB

size b/c we have
2 many invalid
page's to maintain

Prblm


How to reduce the size of page table?

Soln

Multi-level page tables

101/3/13

Multi-level
Page Table



ex: suppose you need to find S03.

then:

$$\begin{array}{l} \text{Page no.} \\ \text{Page offset: } 803 \% 8 : 3 \end{array}$$

$$\frac{803}{2^3} = 100.\text{xx}$$


$$S0, P.A.: 100 * 2^3 + 3$$

$$\left\{ \begin{array}{l} 803 = 100 * 2^3 + 3 \\ 803 = (3 * 2^5 + 4) * 2^3 + 3 \end{array} \right.$$



$$\begin{array}{l} \text{Page no.} \\ \text{Page offset} \\ \frac{100}{2^5} = 3.\text{xx} \quad 100 \% 2^5 = 4 \end{array}$$

ex: 32bit LA

6	8	8	10
---	---	---	----



2^6 entries, every entry points to one chunk of size 2^8
 how many no. of chunks in level 2: $2^6 \times 2^1 = 2^7$ chunk(pages)
 how many no. of entries: $: 2^6 * 2^8 = 2^{14}$ entries



ex: Suppose we have


VA: 32bit
 Value of address: 0x12345678


& we are using 5 level page table at the

inner most pagetable the frame no. is 0x0134



then calculate P.A

If size of page is 2^8 B
 8bit





gate
25E
2002.
ex: V.A: 32bit
P.A: 32bit
P.S: 4KB
it uses 2 level
paging
equal no. of bit is
used in 1st & 2nd
level
PTE: 4B.



gate 2008

Ex. P.A.: 36bit
L.A.: 32bit

P-5: 4KB

PTE: 48



3-level paging bits

1 st level	30-31
2 nd level	12-29
3 rd level	12-20
offset	0-11


no. of bit required

P.A.: 36

25	11
----	----



at the end we are storing everything in P.A.




25, 25, 24

P.A.: 36
32 | 4

PA: 46bit


Summary

PTE: 48



P.A.: 46
36 | 10

PA: 46
35 | 12



ex: 3 level page table

P.S.: 256B

PTE: 2B


1st level contain 16 entries
2nd " " " " 128 " "
3rd " " " " 16 entries

Size of PTE?

ex: 2 level page table

V.A split in

(VPN₁, VPN₂, offset)




- always deal in entire's

• if instead of 16 entries in 2nd level

if it was given that it's 16B then we need to divide

By PTE

$$\frac{16B}{2B} = 8 \text{ entries}$$



↳ is used to index the PTE in the 2nd level

ex: 2 level page table

VA: 42bit & P.A: 40bit

PTE: 8B

P.S: 64kB pages at each level




So,
0x00 123 456 789

0000 0000 0001 0

- Q) which of the following address are the same
1st level page table
entry : 0x00123 456 789

- a) 0x00 123 444 444
b) 0x00 0A9 876 789
c) 0x00 136 345 678
d) 0x00 000 006 789



Chunk size = page size


2^{16B} → $\frac{2^{16}}{2^3} = 2^3$ entries
we want in entries

0x00 136 ...
0000 0000 0001 0


- ii) same as 2nd level page table

0x12345678

- a) 0x123f0000
b) 0x000 46678
c) 0x12345fff
d) 0x99345678



Address translation in paging




but if we replace with
Byte no. then

Byte no. + offset

these is hard to compute.

ex. V.A: 42bit
P.A: 40bit
P.S: 64KB : 16bit
RTE: 8B

(a) Single level page table, no. of entries needed?
How much memory is needed for storing the page table?



so, 2^{26} pages =


Page table size: $2^{26} \times 8B = 2^{29}B = 512MB$

(b) V.A. is mostly empty & multi-level is used to reduce the size no. of level needed

given that size of page table = size of physical page (chunk size)


• we can position anywhere in general

• but if chunk size of some level is given then we need to follow that




Page size: $2^{16}B$
 $\Rightarrow 2^{16}/2^3 = 2^{13}$ entries


if instead of 26 we have 20



if 27 instead of 20



wrong.



ex: P.A: 32bit
V.A: 32bit

P.S.: 4KB (2^{12} B)
PTE: 64bit: 8B

P.A: 48bit

36 | 12

V.A: 32bit

20 | 12

@ how many byte would a single-level page table required
PTS $\Rightarrow 2^{20}$ entries $\times 2^3$ B
 $\Rightarrow 2^{23}$ B

(b) no 8b bit's per

PTE: 64bit

so, $64 - 39 = 25$ bit
are unused

PTE are unused if PTE contain

frame no.,
valid bit,
writable bit,
single bit

26
+2
+2
+2
39 bit

(c) how many PTE fit onto a single page

P.S.: 2^{12} B $\rightarrow \frac{2^{12}}{2^3} = 2^9$ entries
PTE: 2^3 B (P.S. 0 entries)

(d) min. no. of level necessary for multilevel if each page table at each level must fit into a single page

2 | 9 | 9 | 12
--- 20 ---

20 | 12

we can stop here itself
if chunk size is allowed


to branching

if we stop here, then no. of chunk ≥ 1


chunksize: 2^0 entries
 $\Rightarrow 2^{23}$ B

Multilevel paging is our choice (not forced) we can stop at any level


{ 20 | 12
↓
chunk size: 2^0 entries
 $= 2^{23}$ B



P.S.: 2^3 entries
 $\Rightarrow 2^{12}$ B



will also be stored in P.M.




physical memory (P.M.)

How to store PT = 2^{23} B into P.M. if memory itself is divided into frame of lesser size in other word how we

gonna file large P.T into one frame?

Page table





frame: $2^{10} B$

To save P-T into
m.m., we just need
 2^{23} B contiguous.

(why you even want to fit
into one frame?)


- Can we divide into 2 part & store
yes, why not




$$\frac{2^{20}}{2} = 2^9 \text{ entries.}$$

- Can we divide into 4 part & store?

$$\frac{2^{20}}{2^2} = 2^8 \text{ entries}$$



- Can we choose not to divide
at all? yes, why not





ex: VA: 48bit
PA: 32bit

4-level page table

PTE: 8B : 2^3 B

if P-S ↑ then no. of
levels ↓

how large must be
the page size
so that VA 48bit
with only 2 level
page table



Suppose
P-S: 2^9 B

2^P entries

X
So
Wrong

L-A: 48bit

P-3 P-3 P

2^P Byte

$\Rightarrow 2^{P-3}$ entries

$$\text{So, } P-3 + P-3 + P = 48$$

$$3P = 54$$


$$P = 18$$

$$\text{So, } P-S = 2^{18} \text{ page's}$$

Suppose given:

at every level page
table must fit into
a page

- the address translation in multilevel paging
- what each entry of page table contains
- given that page table must fit into one page calculate the min. no. of levels
- min. no. of level are given → calculate page size




- if are using single level paging or if we are not dividing then we don't have a choice of whether to store it or not we definitely have to store it. in continuous manner
- in to store all entries (include invalid one)

• But after division we have the choice whether or not we will store it or not

If we divide the page table into multiple page (chunk) then we have choice to save chunk independently hence we can avoid saving invalid entry page into physical mem.]

- Multi-level page table reduce the size of page table but increase the memory access time



ex: 32bit machine
V.A is divided in 4 segment



3 level page table

P.T.E: 2B

$$\# \text{ of useful page} = \frac{2^8 \times 2^{10}}{2^8} = 2^0 \text{ page's}$$



gate
CSE 2024

ex. 3 level page table

V.A: 39bit

P.S.: 4KB


PTE: 8B

A process P is currently using 2GB virtual memory mapped to 2GB physical memory 2^{31} B

min. amount of memory required for the page table of P across all level is.



(a) P.S. in such a system. $2^8 = 256 \text{ B}$

(b) size of a page table for a process that has 256K of memory start with address 0?



useful byte = 2^{31} B

useful page's: $\frac{2^{31}}{2^{12}} = 2^9 \text{ page's}$



$$\begin{aligned}
 & 2^9(1+2+2^0) \text{ entries} \\
 & \Rightarrow 2^9 * 2^9 (3+2^0) \text{ B} \\
 & \Rightarrow 2^{12} (3+2^0) \text{ B} \\
 & \Rightarrow 2^2 (3+2^0) \text{ KB} \\
 & \Rightarrow 4 (3+2^0) \text{ KB} \\
 & \Rightarrow 1027 \times 4 \text{ KB} = 4108 \text{ KB}
 \end{aligned}$$

(c) Size of the Page Table

that has code segment of 48K

starting at address 0x1000000

a data segment at address 0x80000000

& stack segment of 64K starting at address 0x10000000
growing upward.


Code segment : 48KB \rightarrow 0x10000000 $\rightarrow \frac{48 \times 2^{10}}{2^8} = 48 * 4 = 192$ useful page's

Data segment : 600KB \rightarrow 0x80000000 $\rightarrow \frac{600 \times 2^{10}}{2^8} = 600 * 4 = 2400$ useful pages

Stack segment : 64KB \rightarrow 0x10000000 $\rightarrow 64 * 4$ useful page's
 $= 256$

Total useful page's $\Rightarrow 48 * 4 + 600 * 4 + 64 * 4$ } these direct may not be useful as there are scattered.

So we will calculate individual.



3MB
size
2003

ex: 2 level page table.

for virtual to physical address translation

• page table for both level

are stored in MM


$$P.A = V.A = 32\text{bit}$$

Byte addressable

for virtual to physical address, the 10 MSB of the V.A are used as index into 1st level pagetable while next 10bit are used as index into the 2nd level pagetable. the 12 LSB of the V.A are used as offset
PTE in both level is 4B


- a process has only the following page in its V.A space 2 contiguous code page start at 0x00000000 two contiguous data page start at V.A 0x00400000 & stack page start V.A at 0xffff0000.. the amount of memory required for storing the page table of these process.

given



P.T.E: 4B

Code : 2page's
data : 2page's
Stack: 1page's




as, the chunk size is same we can add them

so total 4 chunks

$$\Rightarrow 4 * 2^{10} \Rightarrow 2^{12}\text{ entries}$$

$$\Rightarrow 2^{12} * 2^2 \text{ B} \Rightarrow 16\text{KB}$$



to 100% sure that ans. is 16KB we need to check whether its contiguous entries or not



- we need to check whether there exist 2chunk in b/w to say that they belong to 2 different chunk

in 1chunk
 $= 2^{10}$ entries


- we need to check whether 2^{10} entries are there or not




2¹⁰ page's means

$2^{10} \times 2^2$

$2^{10} \times 2^2 \Rightarrow 2^{22}$ Byte





① Convert frame no. to Byte no.

$$\frac{\text{frame no.} \times \text{frame size}}{\text{Byte no.}}$$

② add offset to convert to P.A

Question

Suppose we have 8 page (Each size 32B) to store in PM of size 2^{32} B.

bits required to identify page no.?

why 3 is wrong ans.

$$000 - 0$$

$$001 - 1$$

:


$$111 - 7$$

your page no.
can range to
7 only



2⁵B size of page

$$\text{no. of slot} = \frac{2^2}{2^5} = 2^7$$




if you are storing more than 7.

So, these page no. can't be converted into byte no.

no. of page ≤ 8 doesn't matter to get the ans.

Size of the page matters



We need 27 bit
(we need to identify in which slot we are storing)


• why multilevel page?

- ① [Page size: 4KB
page table size: 4MB (single)]

→ we can store the page table into M.M but we need lot of contiguous space.

- ② even if we have contiguous 4MB of space, is it always worth saving the page table?

no, what if page table contain too many invalid entries.



Paging

Advantage

① no external fragmentation

② fast to allocate & free
(no compacting)

Disadvantage

① Additional memory reference to pagetable

② Internal fragmentation

③ Required space for P.T may be substantial.

One more idea to reduce page table size

Hashed page table

used as an alternative


to multilevel paging

(reducing the size


of page table).

Idea is to reduce the size of P.T but also using multilevel paging

Store only valid pte.



P.T
(Suppose
only 3
Valid)



- hash value being the virtual page no.

- if collision occurs then we use chaining method.

Page no. frame no. entries

0	10	
1	2	
2	2	

it's good scheme
but it will take lot of time to search
So, solution is hashing.

- another way of reducing page table size

Inverted page table

one global page table for all processes.

0	4
1	0
2	2
3	
4	
5	
6	
7	

page table for P_1

0	2
1	3
2	5
3	
4	
5	
6	
7	

Page table for P_2

Ad	Page no.
0	1
1	2
2	0
3	1
4	0
5	2

- for every frame there is a row.

hence size of inverted page table


no. of frames \times Inverted page table entry

advantage & disadvantages.

- Bounded amount of memory for page table

• Costly translation (using hashing can help)

Mashed Inverted page table



ex: Assume we make a single memory access on a processor which has no caches & no TLB. All else being equal.

~~(1)~~ Inverted page table will on avg. be faster than single level page table need not be.
 doing memory access
 doing searching
 (doing multiple memory access)

~~(2)~~ multi-level page table on avg. faster than inverted page table
 depends on the no. of levels

④ Base & bound will on avg. be faster than a single level page table
Base & bound on single level required 2 memory access
 1st need to access pagetable.
 (so, it will be slower)



in Base & Bound there is no meta data so we will directly access the frame. So that will be faster

⑤ Single level on avg. is faster than multi-level page table
 one single memory access
 required multiply memory access

- Problem with Segmentation
 - External fragmentation
 - we required contiguous space for one segment
 - if the segment want to grow then we need to reshuffle.

Segmentation with paging


- We can page the segment's itself



- Problem with paging
 - Internal fragmentation
(it's very less & manageable)

Ex: A processor has 32bit address space & combine both seg. & paging

- 4bit for the segment
- 16 for page's &
- 12 bits offset
- PTE is 4B




① a user process done a read of address 0xC0DE0BAD. & it's in memory

Seg.no.: C

page no.: 100ED

is page no.: ② offset
offset: BAD

physical address X no



assume 4x4B
here P.A we got from Seg.no.
how much down to go is told by page no.

in term of byte



0DEDX4B

can you tell the exact address?

[frame no. x frame size + offset]

we don't need to do in binary
③ Hexadecimal.

Oxpar BAD



Ex: P.A & U.A: 32bit

Pagesize: 64KB

4bit for segment.

④ max. possible size of a segment

in this system in Byte.

each seg. can have: 2^{12} page's

$$2^{12} \times 2^{16} \text{ Bytes} = 2^{28} \text{ Byte}$$

$$\approx 256 \text{ MB}$$


Ques 1999
 ex: Segment page architecture
 for virtual memory
 $P.A \neq V.A$: $2^{16}B$
 V.A.S is divided into
 8 non-overlapping equal size
 segments

The MMU has a hardware
 segment table

Each entry of which contains
 the P.A of the page table
 for the segment
 & page table are stored in MM
 $P.T.E = 2\text{Byte}$.

(b) Suppose
 $P.T.E$ contain 1 valid bit,
 3 bit for
 protection,
 & 1 dirty bit.


No. of bit available in $P.T.E$ for
 storing information for the page.
 $(P.S: 512 B)$.




$$7 + 1 + 3 + 1 = 12 \text{ bit}$$

4 bit
 for rest
 bit.

ex. 32bit address
 divided into



(a) min. Page Size in Byte So that
 the page table for a segment
 requires almost one page to store
 (P.S can only be in powers of 2)



Seg. Id	P.T.Pts	P.T.S	P.A
0	0x200000	0x4	
1	0x300000	0x4	
2	not valid	--	
3	0x100000	0x4	
4	not valid	--	
...	not valid	--	
15	not valid	--	


M-13

Address	value
0x300000	0xa0
	0xa
	0xb
	0x5
....
0x200000	0x5 0x7 0x5 0x9
....	0x6 0x4 0x8 0x11

(i) content of physical memory


physical address to the following V-A map

(ii) 0x00001234



PTE
assume : 18

(b) 0x30031234




The address of Segment table
is given by Segment table
base register.

Demand Paging

Say's that even if we can load only one page in the MM then also job can be executed.

- Since we are not putting all pages in MM hence some of the pages will also reside in 2nd storage.
- "allow us to store page to disk"
(it means we can run processes larger than MM)



Logical memory



Virtual memory

- whatever it's logically using can be even bigger than physical memory using Demand paging or demand segmentation

Relocatable Code: Any memory management technique we use in all case we are converting L-A to P-A.

With virtual memory, we are not only able to run large process, also we are able to run many process.

- Virtual memory is commonly implemented by demand paging

- Demand paging says:
 - Keep some page's in physical mem.
 - Some page's in secondary memory
- Bring page from secondary memory to mem whenever needed.

Pure demand paging says you start with 0 page's in mem keep all pages in secondary storage initially.

Performance of Demand Paging.


Eff. access time for demand-paged.

$$EAT = (1-p)(\text{memory}) + (p)(\text{page, fault time})$$


Prob. that page fault will occur.

Can also be written as

VA \rightarrow PA + data access.



We need to write the victim page into 2nd memory only if it has been modified.



Dirty bit = 1 then

the page is modified & should be written back to harddisk)

TLB
(Translation Lookaside Buffer)

is a memory which
is way faster than
M.M


- TLB has few page table entries.

- why TLB works?

Locality programs tend to use data & instruction's with address. near or equal to those they have used recently

② spatial locality

- Mem with nearby addresses tend to be referenced close together in time



ex:
How many TLB lookups
assume 4KB page. $\rightarrow 4 \times 2^{10} = 2^{12}$ B

Int sum = 0;

```
for(i=0; i<1024; i++) {
    sum += a[i];
```

↓

a[] has 1024 items
each item is 4B.

- initially TLB is empty.

- So only one miss will occur the initially one after that all will be hit

So, no. of TLB miss: $\frac{1}{1024}$
In %age.


size of array = 4×1024

$$= 4096 \text{ B}$$

$$= 2^{12} \text{ B}$$

- all of these can come in one page.
- So we are accessing one page no.

be
in the entire program
only one P.T.E will
be useful.




Sized array: $\frac{2^{12}B}{Data}$

We have seen that all data can be in one page.

① page required

It is also possible that half-half partition is done. (Some on one side & other on other side)

② page required almost.



TLB

- Just like any other cache.
- Organized as fully, set, direct associative.

ex: machine

64bit address

P.S.: 8KB : $2^{13} \cdot 8$

TLB: 512 entries

Our machine has

4GB
RAM

$$2^2 \times 2^{30} = 2^{32}$$

PAS.


what fraction of physical memory can be accessed w/o suffering a TLB miss?

of different page we can access
= 512 page
(2^9 page)

$$\Rightarrow 2^9 \text{ page} \times 2^{13} = 2^{22} B$$

$24MB$

$$\Rightarrow \text{no. of fraction. w/o TLB miss} = \frac{2^{22}}{2^{32}} = \frac{1}{2^{10}}$$



gate 2019.

ex: U.A: 64bit

P.A: 48bit

word addressable

P.S: 8KB

word size: 4B

The TLB in the address path has 128 valid entries.

Q. At most how many distinct virtual addresses can be translated w/o any TLB miss?

U.A: 64 bit : 2^{64} words.

TLB = 128 valid entries

P.A: 48 bit.

$\Rightarrow 2^8 * 2^{11}$ words

P.S: $\frac{2^3 * 2^{10} B}{2^2} = 2^{11}$ word.

$\Rightarrow 2^8 * 2^{10} B$
256MB

gate CSE
2020

2020

2020
ex: 2-level page table
in MM
MMAT: 100ns
TLB access: 20ns
Time

Page transfer to/from disk takes $\frac{1}{2}$ seconds.

TLB hit rate: 95%.

Page fault rate: 10%.

20% of the total page fault (a dirty page has to be written back to disk before the required page is read from disk).

- Aug. memory access time is:

$$EMAT = 0.85 \{ 20 + 100 \} +$$

The sun

卷之三

0.05 C
TLC miss

no Page Layout


$$+100 + [0.90(0) +$$

$$\underline{0.05} (20 + 100 + 100 + \underline{[0.90(0) + TLB miss]})$$

$$0.10(0.80(5000) + 0.20(5000 + 5000)) \Rightarrow 155.0$$

$$\frac{TLB \text{ miss}}{20 + 100 + 0.05} = \frac{TLB \text{ fault}}{100 + 10 \cdot 10 \cdot 5000 + 0.05}$$

$$\underline{0.25} \times \underline{5000})$$



- M-E bail then Race condition occurs
- progress bails then deadlock may occur
 - ↳ progress (if finite fails) in that case deadlock will occur
- Bounded wait fail's then starvation may come

- Bounded waiting & deadlock are 2 different concept. So Bounded waiting doesn't imply no Deadlock. A System could satisfy Bounded waiting & could be in deadlock as well.
- If a process is not using the critical section then it should not stop any other process from accessing it. (Independent of each other)