# cādence

# **Cadence Driver Porting Guide**

Product Version 1.5 April 2020 © 1996-2020 Cadence Design Systems, Inc. All rights reserved.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

**Trademarks:** Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. All other trademarks are the property of their respective holders.

Restricted Permission: This document is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this document, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this document may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. This document contains the proprietary and confidential information of Cadence or its licensors, and is supplied subject to, and may be used only in accordance with, a written agreement between Cadence and its customer.

Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this document subject to the following conditions:

- 1. This document may not be modified in any way.
- 2. Any authorized copy of this document or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 3. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND DOES NOT REPRESENT A COMMITMENT ON THE PART OF CADENCE. EXCEPT AS MAY BE EXPLICITLY SET FORTH IN A WRITTEN AGREEMENT BETWEEN CADENCE AND ITS CUSTOMER, CADENCE DOES NOT MAKE, AND EXPRESSLY DISCLAIMS, ANY REPRESENTATIONS OR WARRANTIES AS TO THE COMPLETENESS, ACCURACY OR USEFULNESS OF THE INFORMATION CONTAINED IN THIS DOCUMENT. CADENCE DOES NOT WARRANT THAT USE OF SUCH INFORMATION WILL NOT INFRINGE ANY THIRD PARTY RIGHTS, AND CADENCE DISCLAIMS ALL IMPLIED WARRANTIES, INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. CADENCE DOES NOT ASSUME ANY LIABILITY FOR DAMAGES OR COSTS OF ANY KIND THAT MAY RESULT FROM USE OF SUCH INFORMATION. CADENCE CUSTOMER HAS COMPLETE CONTROL AND FINAL DECISION-MAKING AUTHORITY OVER ALL ASPECTS OF THE DEVELOPMENT, MANUFACTURE, SALE AND USE OF CUSTOMER'S PRODUCT, INCLUDING, BUT NOT LIMITED TO, ALL DECISIONS WITH REGARD TO DESIGN, PRODUCTION, TESTING, ASSEMBLY, QUALIFICATION, CERTIFICATION, INTEGRATION OF CADENCE PRODUCTS, INSTRUCTIONS FOR USE, LABELING AND DISTRIBUTION, AND CADENCE EXPRESSLY DISAVOWS ANY RESPONSIBILITY WITH REGARD TO ANY SUCH DECISIONS REGARDING CUSTOMER'S PRODUCT.

**Restricted Rights:** Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227- 14 and DFAR252.227-7013 et seq. or its successor.

# **Cadence Driver Porting Guide**Cadence Design Systems

# **Table of Contents**

1. Acronyms	1
2. Overview	2
2.1. Document Purpose	2
2.2. CPS Overview	2
2.3. Common Driver Interface Overview	3
2.4. Use Model	
2.4.1. Bare-Metal Architecture	4
2.4.2. Microkernel Architecture	5
2.4.3. Full OS Architecture	
2.5. Concurrency Models	6
3. Common Driver Interface	
3.1. Overview	
3.2. Driver Initialization & Startup	
3.3. Concurrency Model Details	
4. Sample CPS implementation for Bare Metal	
4.1. Overview	
4.2. Sample code	
5. Sample CPS implementation for Linux	
5.1. Overview	
5.2. Sample code	11

# **List of Figures**

2.1. Pictorial Representation of CPS	3
2.2. Bare-Metal Architecture	4
2.3. Microkernel Architecture	4
2.4. Full OS Architecture	6
3.1. Driver Initialization & Startup Sequence	

# **Chapter 1. Acronyms**

API Application Programming Interface.

Core Driver Cadence Firmware component that provides IP programming abstraction.

CPS Cadence Platform Services. A set of basic platform-specific access functions acting as hardware

abstraction layer for the core driver to operate.

# **Chapter 2. Overview**

# 2.1. Document Purpose

The purpose of this document is to outline how to perform the following porting tasks related to Cadence drivers:

- Implementing CPS for your platform. This need be done only once to enable all Cadence drivers for your platform.
- Implementing the Common Driver Interface for your platform. This is the platform-specific code to connect a given Cadence driver to the rest of your system. Depending on your platform, aspects of this will be specific to the platform or the layer above the driver.

### 2.2. CPS Overview

Cadence Core Drivers are built on a common hardware abstraction layer, called Cadence Platform Services (CPS). This is where all aspects specific to a CPU are handled. Specifically, the following is handled by CPS:

- Uncached access (i.e. writing through the cache with order preserved) to memory, used for hardware registers and DMA descriptors.
- Translating addresses (if needed) between the CPU's view (when running the driver), and hardware's view. This is used for things such as DMA descriptors, where a buffer address as seen by hardware may be different than that seen by the CPU (e.g. if an MMU is being used).
- Cache flush/invalidate operations (if needed), for example if the hardware needs to access memory directly for DMA operations.

CPS Address Uncached write translation RAM or memory-Uncached read OR mapped I/O 'address" write address" read "NOP" Cache Operations OR Cache flush/invalidate "NOP"

Figure 2.1. Pictorial Representation of CPS

Each platform requires an implementation of CPS. Once CPS is implemented for a platform, all Cadence Core Drivers can use it on that platform. This reduces porting effort in case you acquire further drivers from Cadence.

### 2.3. Common Driver Interface Overview

Several important aspects of using a driver depend heavily on the platform:

- How the RAM used by the driver must be allocated. On a simple system, it may be sufficient to reserve a block of RAM statically, while on a full memory-protected OS, it may be necessary to use a kernel allocation function.
- How the memory-mapped I/O range for the hardware's registers is obtained. On a simple system, it may be hardwired, while on other systems it may be necessary to call a mapping function. If the hardware is on a plug-and-play bus such as PCI, the bus enumerator may assign this, requiring a fundamentally different way of connecting the driver.
- How the interrupt number/vector for the hardware is obtained. On a simple system, it may be hard-wired, while on other systems it may be necessary to call a mapping function. If the hardware is on a plug-and-play bus such as PCI, the bus enumerator may assign this, requiring a fundamentally different way of connecting the driver.

Due to the above considerations, for maximum portability:

· Cadence drivers never allocate memory - this must be done by your integration code and passed to the driver.

- Cadence drivers never assume a location for the underlying hardware's registers this must be determined by your integration code and passed to the driver.
- Cadence drivers never assume a particular interrupt "topology" your integration code must arrange for the driver's ISR to be called upon receipt of the underlying hardware's interrupt.

This is the Common Driver Interface.


### 2.4. Use Model

Choosing any aspect of a computing platform, one can find a spectrum of possible implementations. It is simply not possible to list every situation. Instead, the following three classifications of systems are intended to serve as a rough guideline for the tasks required to enable a Cadence driver for your platform.

### 2.4.1. Bare-Metal Architecture

The following depicts the typical scenario for a simple "bare-metal" platform (a platform not using an MMU, without a formalized porting layer or technology stacks):

Figure 2.2. Bare-Metal Architecture



In such a system, it is likely that your custom software will use the driver API directly, and you may have direct control over the interrupt controller setup. Since there is no MMU it is likely that there will be no data cache available. Implementing CPS on such a platform will typically involve:

• Using simple constructs such as

\*(volatile uint32\_t\*)address = value

for the memory-mapped I/O functions

• Using the same for the address-translation functions


• Implementing do-nothing functions for cache flush and invalidate

Implementing the integration code on such a platform will generally be straightforward unless the hardware is on a plug-and-play bus.

### 2.4.2. Microkernel Architecture

If you are using an RTOS or microkernel, there may or may not be a standard stack for a given technology. If there is a standard stack, it is likely you would want to create a small adapter layer to convert between the Cadence driver's API and the lowest layer of that stack. We will again assume no MMU is being used on such a platform. Also on such a platform, it is likely that there is some level of support from the kernel or BSP for programming the interrupt controller attaching handlers, and possibly memory-mapped I/O services exist.

Figure 2.3. Microkernel Architecture



Implementing CPS on such a platform will typically involve:

- For memory-mapped I/O, either using simple constructs as in the bare-metal example, or calling service functions in the kernel or BSP
- Using the same for the address-translation functions
- Implementing do-nothing functions for cache flush and invalidate


Implementing the integration code on such a platform will generally be straightforward unless the hardware is on a plug-and-play bus.

### 2.4.3. Full OS Architecture

If you are using a full memory-protected OS (definitely an MMU being used), there will typically be a standard stack for a given technology. Therefore, you will likely want to create a small adapter layer to convert between the Cadence

driver's API and the lowest layer of that stack. Also on such a platform, it is typical that interrupt attachment and memory-mapped I/O access will be abstracted for you.

Figure 2.4. Full OS Architecture



Implementing CPS on such a platform will typically involve:

- For memory-mapped I/O, calling service functions in the kernel. This usually involves mapping the hardware's
  addressable region at driver initialization and then using it, either directly or through I/O services, in other driver
  functions.
- For the address-translation functions, calling translation functions in the kernel
- Implementing cache flush/invalidate functions using the OS if the hardware accesses memory directly, e.g. for DMA.

On this type of platform, it will be necessary to wrap the Cadence driver to create a driver package which follows the rules of the OS driver framework. This usually means:

- Creating an initialization function conforming to the framework's rules, in which you acquire resources and call the Cadence driver's init function. All Cadence drivers provide probe and init functions to aid in resource acquisition.
- Creating other functions to start, stop and destroy the driver, again calling the corresponding functions in the Cadence driver.
- Calling other Cadence driver functions as required, either from driver framework functions or stack functions.

# 2.5. Concurrency Models

Cadence Core Drivers are architected such that they are portable to platforms which enforce a particular concurrency model, while also giving you the maximum freedom to choose the model suitable for your application. Also, the

### Overview

minimal assumptions made allow for maximum efficiency on simple platforms. Part of the API for most drivers involves calling back your code. The basic rule is that these callbacks are made from the driver's interrupt handler. This is what yields the freedom and portability just mentioned.

# **Chapter 3. Common Driver Interface**

### 3.1. Overview

Each Cadence Core Driver represents a different technology and accordingly, offers varying functionality. However, all Cadence drivers share a common framework of functions, to quickly get you beyond the basic bringup and on to making use of the Cadence technology you have acquired.

The following functions are common to all Cadence drivers:

- probe(configurationInfo, resourceRequirements) this is the first function you should call. Although the exact signature varies by driver, the pattern is that you pass information about how the driver should be used, and it fills information about the required resources (RAM) to support that configuration. In a dynamic system or where your code is to be ported to a variety of platforms, you may wish to call probe repeatedly to "negotiate" an acceptable configuration that fits within platform resources. The configuration includes the base address of the hardware's registers, so the driver may read identification from the hardware during this call (to determine resource requirements).
- init(instanceData, configurationInfo) after a successful probe(), call this function, passing a pointer to an allocated block of RAM of the required size (the required size is filled by probe), and the configuration again (so the driver may copy anything it must remember).
- start(instanceData) after a successful init, you should attach the driver's interrupt handler (isr) and enable the interrupt at the interrupt controller. Then, call this function to start the driver. It will enable relevant interrupts at the source.
- isr(instanceData) this is the driver's interrupt handler, which your code must attach before calling start()
- stop(instanceData) this will disable any hardware interrupts at the source
- destroy(instanceData) this will internally stop, and put the driver in a non-responsive state until init is called again

The instanceData parameter is a pointer to a RAM block, allocated by the client before calling init(), based on the resource requirements filled by probe(). The reason for this mechanism is to allow for multiple instances of the driver, in case you have more than one of the same type of Cadence controller in your system.

# 3.2. Driver Initialization & Startup

The common aspects of driver initialization and startup are illustrated below:

Platform

Client

Driver

Probe(Confia)

Init(Confia.Mem)

Start

Callbacks

Figure 3.1. Driver Initialization & Startup Sequence

# 3.3. Concurrency Model Details

Cadence drivers do not support lock/unlock mechanism. If you are working on multithreaded or multicore environment you should implement these functions for your system and wrap all calls to the driver.

# **Chapter 4. Sample CPS implementation for Bare Metal**

### 4.1. Overview

The code here implements the Cadence Porting System for a bare-metal environment. This should be applicable to most bare-metal systems where there is no MMU or data cache.

### 4.2. Sample code

```
uint32_t CPS_ReadReg32(volatile uint32_t* address) {
   return *address;
void CPS_WriteReg32(volatile uint32_t* address, uint32_t value) {
    *address = value;
uint8_t CPS_UncachedRead8(volatile uint8_t* address) {
   return *address;
uint16_t CPS_UncachedRead16(volatile uint16_t* address) {
   return *address;
uint32_t CPS_UncachedRead32(volatile uint32_t* address) {
   return *address;
void CPS_UncachedWrite8(volatile uint8_t* address, uint8_t value) {
    *address = value;
void CPS_UncachedWrite16(volatile uint16_t* address, uint16_t value) {
    *address = value;
void CPS_UncachedWrite32(volatile uint32_t* address, uint32_t value) {
    *address = value;
void CPS_BufferCopy(volatile uint8_t *dst, volatile const uint8_t *src, uint32_t size) {
   memcpy((void*)dst, (void*)src, size);
void CPS_CacheInvalidate(void* address, size_t size, uintptr_t devInfo) {
void CPS_CacheFlush(void* address, size_t size, uintptr_t devInfo) {
```

# **Chapter 5. Sample CPS implementation for Linux**

### 5.1. Overview

The code here implements the Cadence Porting System for a Linux environment. This should be applicable to Linux kernels from 2.6.32 onwards with minor modifications for your system. Note that locks are not implemented in this sample.

If a Cadence Driver makes use of the CacheFlush() and CacheInvalidate() functions the driver documentation will provide details of how to pass the "device" pointer to the Core Driver so that it will be available to your implementation of CPS.

# 5.2. Sample code

```
uint32_t CPS_ReadReg32(volatile uint32_t* address) {
   return readl(address);
void CPS_WriteReg32(volatile uint32_t* address, uint32_t value) {
   writel(value, address);
uint8_t CPS_UncachedRead8(volatile uint8_t* address) {
   return readb(address);
uint16_t CPS_UncachedRead16(volatile uint16_t* address) {
   return readw(address);
uint32_t CPS_UncachedRead32(volatile uint32_t* address) {
   return readl(address);
void CPS_UncachedWrite8(volatile uint8_t* address, uint8_t value) {
   writeb (value, address);
void CPS_UncachedWrite16(volatile uint16_t* address, uint16_t value) {
   writew (value, address);
void CPS_UncachedWrite32(volatile uint32_t* address, uint32_t value) {
   writel (value, address);
void CPS_BufferCopy(volatile uint8_t *dst, volatile const uint8_t *src, uint32_t size) {
   memcpy((void*)dst, (void*)src, size);
* Invalidate cache using Linux DMA sync routines
 * @param[in] address Virtual address of buffer to sync. Buffer must
    be allocated using dma_map_single() function
* @param[in] size Size of buffer
 * @param[in] device Pointer to struct device* which owns buffer
void CPS_CacheInvalidate(void* address, size_t size, uintptr_t device) {
   uintptr_t phys_address = __pa(address);
   struct device *dev = (struct device *) device;
```

### Sample CPS implementation for Linux

```
dma_sync_single_for_cpu(dev, phys_address, size, DMA_BIDIRECTIONAL);
}

/**
   * Flush cache using Linux DMA sync routines
   * @param[in] address Virtual address of buffer to sync. Buffer must
   * be allocated using dma_map_single() function
   * @param[in] size Size of buffer
   * @param[in] device Pointer to struct device* which owns buffer
   */
void CPS_CacheFlush(void* address, size_t size, uintptr_t device) {
    uintptr_t phys_address = __pa(address);
    struct device *dev = (struct device *) device;
    dma_sync_single_for_device(dev, phys_address, size, DMA_BIDIRECTIONAL);
}
```